Wu; Chun-Pei

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wu; Chun-Pei.The latest application filed is for "semiconductor device and manufacturing method thereof".

Company Profile

5.19.17

Wu; Chun-Pei - Nantou County TW
Wu; Chun-Pei - Hsinchu N/A TW
Wu; Chun-Pei - Nantou TW
Wu; Chun-Pei - Nan-Tao TW
Wu; Chun-Pei - Ming-Chien Hsiang TW
Wu; Chun-Pei - Nantou Hsien TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor device and manufacturing method thereof Grant 11,088,136 - Liang , et al. August 10, 2	2021-08-10
Semiconductor device and manufacturing method thereof Grant 10,991,688 - Liang , et al. April 27, 2	2021-04-27
Semiconductor Device And Manufacturing Method Thereof App 20200194430 - Liang; Victor Chiang ; et al.	2020-06-18
Semiconductor device and manufacturing method thereof Grant 10,622,351 - Liang , et al.	2020-04-14
Semiconductor Device And Manufacturing Method Thereof App 20190109132 - Liang; Victor Chiang ; et al.	2019-04-11
Semiconductor Device And Manufacturing Method Thereof App 20190096881 - Liang; Victor Chiang ; et al.	2019-03-28
Semiconductor device and manufacturing method thereof Grant 10,157,916 - Liang , et al. Dec	2018-12-18
Semiconductor Device And Manufacturing Method Thereof App 20180294261 - Liang; Victor Chiang ; et al.	2018-10-11
Method for fabricating memory Grant 8,927,370 - Lo , et al. January 6, 2	2015-01-06
Single-transistor EEPROM array and operation methods Grant 8,300,462 - Wu , et al. October 30, 2	2012-10-30
Single-Transistor EEPROM Array and Operation Methods App 20120134209 - Wu; Chun-Pei ; et al.	2012-05-31
Apparatus and associated method for making a floating gate memory device with buried diffusion dielectric structures and increased gate coupling ratio Grant 8,183,106 - Chen , et al. May 22, 2	2012-05-22
Method of manufacturing a memory device Grant 8,129,242 - Luo , et al. March 6, 2	2012-03-06
Single-transistor EEPROM array and operation methods Grant 8,120,956 - Wu , et al. February 21, 2	2012-02-21
Apparatus and associated method for making a floating gate cell in a virtual ground array Grant 8,017,480 - Liu , et al. September 13, 2	2011-09-13
Storage nitride encapsulation for non-planar sonos NAND flash charge retention Grant 7,910,453 - Xu , et al. March 22, 2	2011-03-22
Single-Transistor EEPROM Array and Operation Methods App 20100290284 - Wu; Chun-Pei ; et al.	2010-11-18
Storage Nitride Encapsulation For Non-planar Sonos Nand Flash Charge Retention App 20100006974 - Xu; Jeff J. ; et al.	2010-01-14
Flash memory with a trench common source line Grant 7,619,277 - Wu , et al. November 17, 2	2009-11-17
Method for forming non-volatile memory with inlaid floating gate Grant 7,384,848 - Wu , et al. June 10, 2	2008-06-10
Fabrication method of non-volatile memory Grant 7,354,824 - Lin , et al. April 8, 2	2008-04-08
An Apparatus And Associated Method For Making A Floating Gate Memory Device With Increased Gate Coupling Ratio App 20080026527 - Chen; Kuan Fu ; et al.	2008-01-31
Method For Fabricating Semiconductor Device App 20080020525 - Lo; Chun-Yuan ; et al.	2008-01-24
An Apparatus and Associated Method for Making a Floating Gate Cell in a Virtual Ground Array App 20070284644 - Liu; Chen-Chin ; et al.	2007-12-13
Flash memory and fabrication method thereof Grant 7,307,296 - Lin , et al. December 11, 2	2007-12-11
Method of Manufacturing a Flash Memory Device App 20070264774 - Luo; Tian-Shuan ; et al.	2007-11-15
Fabrication method of non-volatile memory App 20070259496 - Lin; Hsin-Fu ; et al.	2007-11-08
Method for forming non-volatile memory with inlaid floating gate App 20070117301 - Wu; Chun-Pei ; et al.	2007-05-24
Flash memory and fabrication method thereof App 20060284267 - Lin; Hsin-Fu ; et al.	2006-12-21
Flash memory and fabricating method thereof App 20060286746 - Wu; Chun-Pei ; et al.	2006-12-21
Method for fabricating a flash memory cell Grant 6,979,620 - Wu , et al. December 27, 2	2005-12-27
Method for fabricating a mask read-only-memory with diode cells Grant 6,821,841 - Wu , et al. November 23, 2	2004-11-23
Planarization method using anisotropic wet etching Grant 6,787,056 - Tsai , et al. September 7, 2	2004-09-07
Polysilicon self-aligned contact and a polysilicon common source line and method of forming the same App 20040079984 - Kao, Hsuan-Ling ; et al.	2004-04-29
Planarization method using anisotropic wet etching App 20030146190 - Tsai, Wen-Bin ; et al.	2003-08-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.