WU; Chieh-Han
Patent Applications and Registrations
Patent applications and USPTO patent grants for WU; Chieh-Han.The latest application filed is for "semiconductor device structure and methods of forming the same".
- WU; Chieh-Han - Kaohsiung TW
- Wu; Chieh-Han - Kaohsiung City TW
| Patent | Date |
|---|---|
| Semiconductor Device Structure And Methods Of Forming The Same App 20220277995 - CHU; Hwei-Jay ; et al. | 2022-09-01 |
| Semiconductor structure and method for forming the same Grant 11,393,718 - Chu , et al. July 19, 2 | 2022-07-19 |
| Self-aligned Via Structures And Methods App 20220165661 - Wu; Chieh-Han ; et al. | 2022-05-26 |
| Self-aligned via structures with barrier layers Grant 11,251,118 - Wu , et al. February 15, 2 | 2022-02-15 |
| Semiconductor Structure And Method For Forming The Same App 20210242078 - CHU; Hwei-Jay ; et al. | 2021-08-05 |
| Self-Aligned Via Structures and Methods App 20210082804 - Wu; Chieh-Han ; et al. | 2021-03-18 |
| Semiconductor device including a target integrated circuit pattern Grant 10,049,919 - Wu , et al. August 14, 2 | 2018-08-14 |
| Method Of Spacer Patterning To Form A Target Integrated Circuit Pattern App 20170162435 - WU; Chieh-Han ; et al. | 2017-06-08 |
| Semiconductor integrated circuit with nano gap Grant 9,653,349 - Tsai , et al. May 16, 2 | 2017-05-16 |
| Method of fabricating a semiconductor integrated circuit using a directed self-assembly block copolymer Grant 9,640,397 - Wu , et al. May 2, 2 | 2017-05-02 |
| Method of spacer patterning to form a target integrated circuit pattern Grant 9,576,814 - Wu , et al. February 21, 2 | 2017-02-21 |
| Method for integrated circuit patterning Grant 9,418,862 - Huang , et al. August 16, 2 | 2016-08-16 |
| Method of forming conductive features Grant 9,418,886 - Huang , et al. August 16, 2 | 2016-08-16 |
| Method For Integrated Circuit Patterning App 20160005617 - Wu; Chieh-Han ; et al. | 2016-01-07 |
| Method for integrated circuit patterning Grant 9,184,054 - Huang , et al. November 10, 2 | 2015-11-10 |
| Method for Integrated Circuit Patterning App 20150311075 - Huang; Tsung-Min ; et al. | 2015-10-29 |
| Method of Fabricating Semiconductor Integrated Circuit App 20150262815 - WU; CHIEH-HAN ; et al. | 2015-09-17 |
| Method for integrated circuit patterning Grant 9,136,106 - Wu , et al. September 15, 2 | 2015-09-15 |
| Semiconductor Integrated Circuit With Nano Gap App 20150214143 - Tsai; Cheng-Hsiung ; et al. | 2015-07-30 |
| Method For Integrated Circuit Patterning App 20150179435 - Wu; Chieh-Han ; et al. | 2015-06-25 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 