Wright; Adam J.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wright; Adam J..The latest application filed is for "integrated circuits with in-field diagnostic and repair capabilites".

Company Profile

1.14.3

Wright; Adam J. - Santa Clara CA
Wright; Adam J. - Saratoga CA US
Wright; Adam J. - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Integrated circuits with in-field diagnostic and repair capabilities Grant 11,281,195 - Daxer , et al. March 22, 2	2022-03-22
Integrated Circuits With In-field Diagnostic And Repair Capabilites App 20190101906 - Daxer; Kenneth T. ; et al.	2019-04-04
Apparatus for a low-cost semiconductor test interface system Grant 8,786,301 - Wright , et al. July 22, 2	2014-07-22
Method and apparatus for minimizing skew between signals Grant 8,779,754 - Chong , et al. July 15, 2	2014-07-15
Method and apparatus for serial scan test data delivery Grant 8,543,876 - Wright September 24, 2	2013-09-24
Method And Apparatus For Minimizing Skew Between Signals App 20110221497 - Chong; Yan ; et al.	2011-09-15
Circuits and method for bypassing a static configuration in a programmable logic device to implement a dynamic multiplexer Grant 7,940,082 - Wright May 10, 2	2011-05-10
Method and apparatus for minimizing skew between signals Grant 7,884,619 - Chong , et al. February 8, 2	2011-02-08
High speed programming of programmable logic devices Grant 7,795,909 - Daxer , et al. September 14, 2	2010-09-14
Apparatus for a low-cost semiconductor test interface system Grant 7,768,280 - Wright , et al. August 3, 2	2010-08-03
Functional failure analysis techniques for programmable integrated circuits Grant 7,685,485 - Vo , et al. March 23, 2	2010-03-23
Method and apparatus for quantifying and minimizing skew between signals Grant 7,671,579 - Chong , et al. March 2, 2	2010-03-02
Method and apparatus for debugging semiconductor devices Grant 7,546,507 - Wright , et al. June 9, 2	2009-06-09
Functional failure analysis techniques for programmable integrated circuits App 20050022085 - Vo, Binh ; et al.	2005-01-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.