loadpatents
name:-0.031280994415283
name:-0.031673908233643
name:-0.0024979114532471
Wood; Michael H. Patent Filings

Wood; Michael H.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wood; Michael H..The latest application filed is for "superposition of canonical timing value representations in statistical static timing analysis".

Company Profile
2.37.31
  • Wood; Michael H. - Wilmington DE
  • Wood; Michael H. - Hopewell Junction NY
  • Wood; Michael H. - Poughkeepsie NY
  • Wood; Michael H. - Ramsey IN
  • Wood; Michael H. - Hopewell Jct NY
  • Wood; Michael H. - Lou. KY
  • Wood, Michael H. - Louisville KY
  • Wood; Michael H. - Bloomfield MI
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Superposition of canonical timing value representations in statistical static timing analysis
Grant 10,691,853 - Foreman , et al.
2020-06-23
Superposition Of Canonical Timing Value Representations In Statistical Static Timing Analysis
App 20200134114 - Foreman; Eric ;   et al.
2020-04-30
Dynamic Update Of Macro Timing Models During Higher-level Timing Analysis
App 20190362043 - Gupta; Hemlata ;   et al.
2019-11-28
Independently projecting a canonical clock
Grant 10,372,851 - Buck , et al.
2019-08-06
Programmable clock division methodology with in-context frequency checking
Grant 10,354,046 - Abdul , et al. July 16, 2
2019-07-16
Independently Projecting A Canonical Clock
App 20180330032 - Buck; Nathan ;   et al.
2018-11-15
Simulation of modifications to microprocessor design
Grant 9,934,341 - Berry , et al. April 3, 2
2018-04-03
Simulation of modifications to microprocessor design
Grant 9,928,322 - Berry , et al. March 27, 2
2018-03-27
Programmable Clock Division Methodology With In-context Frequency Checking
App 20180068051 - Abdul; Naiju K. ;   et al.
2018-03-08
Programmable clock division methodology with in-context frequency checking
Grant 9,910,954 - Abdul , et al. March 6, 2
2018-03-06
Programmable Clock Division Methodology With In-context Frequency Checking
App 20170344693 - Abdul; Naiju K. ;   et al.
2017-11-30
Method for calculating an effect on timing of moving a pin from an edge to an inboard position in processing large block synthesis (LBS)
Grant 9,727,687 - Daellenbach , et al. August 8, 2
2017-08-08
Variation-aware timing analysis using waveform construction
Grant 9,710,594 - Kalafala , et al. July 18, 2
2017-07-18
Simulation Of Modifications To Microprocessor Design
App 20170132341 - Berry; Christopher J. ;   et al.
2017-05-11
Variation-aware Timing Analysis Using Waveform Construction
App 20170132353 - Kalafala; Kerim ;   et al.
2017-05-11
Simulation Of Modifications To Microprocessor Design
App 20170132340 - Berry; Christopher J. ;   et al.
2017-05-11
Variable accuracy parameter modeling in statistical timing
Grant 9,646,122 - Foreman , et al. May 9, 2
2017-05-09
Method of hierarchical timing closure employing dynamic load-sensitive feedback constraints
Grant 9,607,124 - Bhanji , et al. March 28, 2
2017-03-28
Variable Accuracy Parameter Modeling In Statistical Timing
App 20160364513 - Foreman; Eric A. ;   et al.
2016-12-15
Dynamic voltage frequency scaling
Grant 9,495,497 - Buck , et al. November 15, 2
2016-11-15
Variable accuracy parameter modeling in statistical timing
Grant 9,483,604 - Foreman , et al. November 1, 2
2016-11-01
Method of Hierarchical Timing Closure Employing Dynamic Load-Sensitive Feedback Constraints
App 20160314236 - Bhanji; Adil ;   et al.
2016-10-27
Method for calculating an effect on timing of moving a pin from an edge to an inboard position in processing large block synthesis (LBS)
Grant 9,418,198 - Daellenbach , et al. August 16, 2
2016-08-16
Method For Calculating An Effect On Timing Of Moving A Pin From An Edge To An Inboard Position In Processing Large Block Synthesis (lbs)
App 20160232276 - Daellenbach; Lukas ;   et al.
2016-08-11
Method For Calculating An Effect On Timing Of Moving A Pin From An Edge To An Inboard Position In Processing Large Block Synthesis (lbs)
App 20160232273 - Daellenbach; Lukas ;   et al.
2016-08-11
Store data forwarding with no memory model restrictions
Grant 8,984,261 - Barrick , et al. March 17, 2
2015-03-17
Graphical method and product to assign physical attributes to entities in a high level descriptive language used for VLSI chip design
Grant 8,954,914 - Badar , et al. February 10, 2
2015-02-10
Method of sharing and re-using timing models in a chip across multiple voltage domains
Grant 8,930,864 - Sinha , et al. January 6, 2
2015-01-06
Graphical Method And Product To Assign Physical Attributes To Entities In A High Level Descriptive Language Used For Vlsi Chip Design
App 20140298278 - Badar; John T. ;   et al.
2014-10-02
Facilitating the design of a clock grid in an integrated circuit
Grant 8,799,846 - Berry , et al. August 5, 2
2014-08-05
Corner Specific Normalization Of Static Timing Analysis
App 20140149956 - Fluhr; Eric J. ;   et al.
2014-05-29
Method for achieving an efficient statistical optimization of integrated circuits
Grant 8,732,642 - Visweswariah , et al. May 20, 2
2014-05-20
Store Data Forwarding With No Memory Model Restrictions
App 20140108743 - Barrick; Brian D. ;   et al.
2014-04-17
Method Of Sharing And Re-using Timing Models In A Chip Across Multiple Voltage Domains
App 20140096100 - Sinha; Debjit ;   et al.
2014-04-03
Method for Achieving An Efficient Statistical Optimization of Integrated Circuits
App 20140040844 - Visweswariah; Chandramouli ;   et al.
2014-02-06
Store data forwarding with no memory model restrictions
Grant 8,627,047 - Tsai , et al. January 7, 2
2014-01-07
Device-based random variability modeling in timing analysis
Grant 8,589,842 - Bhushan , et al. November 19, 2
2013-11-19
Statistical clock cycle computation
Grant 8,560,989 - Buck , et al. October 15, 2
2013-10-15
Cartridge And Related Methods
App 20130221622 - Wood; Michael H.
2013-08-29
Microprocessor and method for deferred store data forwarding for store background data in a system with no memory model restrictions
Grant 8,468,306 - Tsai , et al. June 18, 2
2013-06-18
Statistical Clock Cycle Computation
App 20130145333 - BUCK; Nathan ;   et al.
2013-06-06
Schematic wire annotation tool
Grant 8,434,051 - Koyuncu , et al. April 30, 2
2013-04-30
Cartridge and related methods
Grant 8,251,372 - Wood August 28, 2
2012-08-28
Schematic Wire Annotation Tool
App 20110066996 - Koyuncu; Kutalmis ;   et al.
2011-03-17
Process for managing complex pre-wired net segments in a VLSI design
Grant 7,681,169 - Berry , et al. March 16, 2
2010-03-16
Cartridge And Related Methods
App 20090295096 - WOOD; Michael H.
2009-12-03
Microprocessor And Method For Deferred Store Data Forwarding For Store Background Data In A System With No Memory Model Restrictions
App 20090210632 - Tsai; Aaron ;   et al.
2009-08-20
Processor And Method For Store Data Forwarding In A System With No Memory Model Restrictions
App 20090210679 - Tsai; Aaron ;   et al.
2009-08-20
Process for Managing Complex Pre-Wired Net Segments in a VLSI Design
App 20090064081 - Berry; Christopher J. ;   et al.
2009-03-05
Method For Custom Register Circuit Design
App 20090064082 - Tsapepas; Giorgos S. ;   et al.
2009-03-05
Compilable address magnitude comparator for memory array self-testing
Grant 7,073,112 - Chai , et al. July 4, 2
2006-07-04
Combination oil scrapper ring/gas seal assembly
Grant 6,959,930 - Wood , et al. November 1, 2
2005-11-01
Combination Oil Scrapper Ring/gas Seal Assembly
App 20040227301 - Wood, Michael H. ;   et al.
2004-11-18
Sapala-wood.SM. micropouch
Grant 6,758,219 - Sapala , et al. July 6, 2
2004-07-06
Compilable address magnitude comparator for memory array self-testing
App 20040071009 - Chai, Chiaming ;   et al.
2004-04-15
Sapala-woodSM micropouch
App 20040045562 - Sapala, James A. ;   et al.
2004-03-11
Compilable address magnitude comparator for memory array self-testing
Grant 6,658,610 - Chai , et al. December 2, 2
2003-12-02
SOI FET body contact structure
Grant 6,177,708 - Kuang , et al. January 23, 2
2001-01-23
SOI sense amplifier with body contact structure
Grant 6,154,091 - Pennings , et al. November 28, 2
2000-11-28
Dual channel d.c. low noise measurement system and test methodology
Grant 5,563,517 - Biery , et al. October 8, 1
1996-10-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed