loadpatents
name:-0.042013883590698
name:-0.039160966873169
name:-0.0041770935058594
Wong; Shyh-Chyi Patent Filings

Wong; Shyh-Chyi

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wong; Shyh-Chyi.The latest application filed is for "integrated circuit".

Company Profile
3.40.33
  • Wong; Shyh-Chyi - Taipei TW
  • Wong; Shyh-Chyi - Taipei City TW
  • Wong; Shyh-Chyi - Taichung TW
  • Wong, Shyh-Chyi - Taichang TW
  • Wong; Shyh-Chyi - Hsinchu TW
  • Wong, Shyh-Chyi - Tai-chung TW
  • Wong, Shyh-Chyi - Hsin-Chu TW
  • Wong, Shyh-Chyi - Taichuny TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Integrated circuit including a low-noise amplifying circuit with asymmetrical source and drain regions and a logic circuit with symmetrical source and drain regions
Grant 11,069,806 - Chao , et al. July 20, 2
2021-07-20
Radio frequency amplification device capable of detecting the frequency band
Grant 10,992,268 - Wong , et al. April 27, 2
2021-04-27
Integrated Circuit
App 20200303545 - Chao; Chuan-Chen ;   et al.
2020-09-24
Radio Frequency Amplification Device Capable Of Detecting The Frequency Band
App 20200127615 - Wong; Shyh-Chyi ;   et al.
2020-04-23
Piezoresistive type Z-axis accelerometer
Grant 9,052,332 - Huang , et al. June 9, 2
2015-06-09
Sensing apparatus
Grant 8,904,868 - Huang , et al. December 9, 2
2014-12-09
Piezoresistive Type Z-axis Accelerometer
App 20130091949 - HUANG; Chih-Wei ;   et al.
2013-04-18
Sensing Apparatus
App 20120285245 - HUANG; Chih-Wei ;   et al.
2012-11-15
Error resilient video transmission using instantaneous receiver feedback and channel quality adaptive packet retransmission
Grant 8,265,171 - Steinbach , et al. September 11, 2
2012-09-11
Adaptive bias circuit and system thereof
Grant 8,026,767 - Chen , et al. September 27, 2
2011-09-27
Adaptive Bias Circuit And System Thereof
App 20110043287 - Chen; Chih-Wei ;   et al.
2011-02-24
High-efficiency single to differential amplifier
Grant 7,692,493 - Chen , et al. April 6, 2
2010-04-06
Mixer having filtering module to filter out low-frequency components to minimize noise
Grant 7,693,503 - Su , et al. April 6, 2
2010-04-06
Error Resilient Video Transmission Using Instantaneous Receiver Feedback and Channel Quality Adaptive Packet Retransmission
App 20090213940 - Steinbach; Eckehard Goetz ;   et al.
2009-08-27
Active mixer with self-adaptive bias feedback
Grant 7,437,131 - Wu , et al. October 14, 2
2008-10-14
Mixer Having Filtering Module To Filter Out Low-frequency Components To Minimize Noise
App 20080160949 - Su; Jiong-Guang ;   et al.
2008-07-03
Linearized bias circuit with adaptation
Grant 7,358,817 - Kao , et al. April 15, 2
2008-04-15
Low noise and high gain low noise amplifier
Grant 7,205,844 - Su , et al. April 17, 2
2007-04-17
Single-ended input to differential output low noise amplifier with a cascode topology
Grant 7,193,475 - Su , et al. March 20, 2
2007-03-20
Linearized bias circuit with adaptation
App 20060226911 - Kao; Chi-Hung ;   et al.
2006-10-12
Active mixer with self-adaptive bias feedback
App 20060135106 - Wu; Ching-Kuo ;   et al.
2006-06-22
High f.sub.MAX deep submicron MOSFET
Grant 7,061,056 - Tsai , et al. June 13, 2
2006-06-13
Single-ended input to differential output low noise amplifier with a cascode topology
App 20060103468 - Su; Jiong-Guang ;   et al.
2006-05-18
Low Noise And High Gain Low Noise Amplifier
App 20060097786 - Su; Jiong-Guang ;   et al.
2006-05-11
Layout and method to improve mixed-mode resistor performance
Grant 7,030,728 - Thei , et al. April 18, 2
2006-04-18
RF seal ring structure
App 20050248025 - Tsai, Chao Chieh ;   et al.
2005-11-10
RF seal ring structure
Grant 6,943,063 - Tsai , et al. September 13, 2
2005-09-13
Method for making metal capacitors with low leakage currents for mixed-signal devices
App 20050132549 - Shih, Wong-Cheng ;   et al.
2005-06-23
Method and structure for compact transistor array layout
App 20050082576 - Wu, Ching-Kuo ;   et al.
2005-04-21
Method for modeling an integrated circuit including a DRAM cell
Grant 6,845,347 - Yang , et al. January 18, 2
2005-01-18
RF seal ring structure
App 20040217477 - Tsai, Chaochieh ;   et al.
2004-11-04
Layout and method to improve mixed-mode resistor performance
App 20040196138 - Thei, Kong-Beng ;   et al.
2004-10-07
Self-aligned process for a stacked gate RF MOSFET device
Grant 6,737,310 - Tsai , et al. May 18, 2
2004-05-18
Method of forming resistors
Grant 6,732,422 - Thei , et al. May 11, 2
2004-05-11
High fMAX deep submicron MOSFET
App 20040018673 - Tsai, Chao-Chieh ;   et al.
2004-01-29
Semiconductor device with a spiral inductor and magnetic material
App 20030234436 - Hsu, Heng-Ming ;   et al.
2003-12-25
Microelectronic inductor structure with annular magnetic shielding layer
App 20030231093 - Hsu, Heng-Ming ;   et al.
2003-12-18
Dual-node capacitor coupled MOSFET for improving ESD performance
Grant RE38,319 - Lin , et al. November 18, 2
2003-11-18
Structure to reduce the degradation of the Q value of an inductor caused by via resistance
Grant 6,636,139 - Tsai , et al. October 21, 2
2003-10-21
High fMAX deep submicron MOSFET
Grant 6,613,623 - Tsai , et al. September 2, 2
2003-09-02
Method for making metal capacitors with low leakage currents for mixed-signal devices
App 20030096473 - Shih, Wong-Cheng ;   et al.
2003-05-22
High density stacked mim capacitor structure
Grant 6,559,493 - Lee , et al. May 6, 2
2003-05-06
Novel structure to reduce the degradation of the Q value of an inductor caused by via resistance
App 20030076209 - Tsai, Chao Chieh ;   et al.
2003-04-24
Self-aligned process for a stacked gate RF MOSFET device
App 20030008450 - Tsai, Chaochieh ;   et al.
2003-01-09
High-gain PNP bipolar junction transistor in CMOS device and method for forming the same
App 20020190346 - Wong, Shyh-Chyi ;   et al.
2002-12-19
High density stacked MIM capacitor structure
App 20020177271 - Lee, Tzyh-Cheang ;   et al.
2002-11-28
Self-aligned process for a stacked gate RF MOSFET device
Grant 6,465,294 - Tsai , et al. October 15, 2
2002-10-15
Current-mode identifying circuit for multilevel flash memories
Grant 6,459,613 - Lin , et al. October 1, 2
2002-10-01
High Q inductor with Cu damascene via/trench etching simultaneous module
Grant 6,444,517 - Hsu , et al. September 3, 2
2002-09-03
Method of forming crown-type MIM capacitor integrated with the CU damascene process
Grant 6,436,787 - Shih , et al. August 20, 2
2002-08-20
Current comparator
App 20020105363 - Lin, Hong-Chin ;   et al.
2002-08-08
Patterned ground shield for mirror current elimination
App 20020093414 - Wong, Shyh-chyi ;   et al.
2002-07-18
Asymmetric Trapezoidal Gate Mosfet And Rf Amplifier Using Same
App 20020070806 - WONG, SHYH-CHYI ;   et al.
2002-06-13
Method for forming anchored bond pads in semiconductor devices and devices formed
App 20020068385 - Ma, Ssu-Pin ;   et al.
2002-06-06
High-gain pnp bipolar junction transistor in a cmos device and method for forming the same
App 20020036333 - Wong, Shyh-Chyi ;   et al.
2002-03-28
Charge-pumping circuits for a low-supply voltage
Grant 6,359,501 - Lin , et al. March 19, 2
2002-03-19
Charge-pumping circuits for a low-supply voltage
App 20010013804 - Lin, Hongchin ;   et al.
2001-08-16
Buried guard rings and method for forming the same
App 20010009290 - Wong, Shyh-Chyi
2001-07-26
OTP (open trigger path) latchup scheme using triple and buried well for sub-quarter micron transistors
Grant 6,258,641 - Wong , et al. July 10, 2
2001-07-10
Buried shallow trench isolation and method for forming the same
App 20010002059 - Wong, Shyh-Chyi ;   et al.
2001-05-31
Dynamic threshold MOSFET using accumulated base BJT level shifter for low voltage sub-quarter micron transistor
Grant 6,124,618 - Wong , et al. September 26, 2
2000-09-26
Buried shallow trench isolation and method for forming the same
Grant 6,083,797 - Wong , et al. July 4, 2
2000-07-04
OTP (open trigger path) latchup scheme using buried-diode for sub-quarter micron transistors
Grant 6,054,344 - Liang , et al. April 25, 2
2000-04-25
Drain and source engineering for ESD-protection transistors
Grant 6,051,458 - Liang , et al. April 18, 2
2000-04-18
Charge pump circuits for low supply voltages
Grant 6,037,622 - Lin , et al. March 14, 2
2000-03-14
Early trigger of ESD protection device by a current spike generator
Grant 5,870,268 - Lin , et al. February 9, 1
1999-02-09
Body contact for a MOSFET device fabricated in an SOI layer
Grant 5,818,085 - Hsu , et al. October 6, 1
1998-10-06
Gate spacer to control the base width of a lateral bipolar junction transistor using SOI technology
Grant 5,705,839 - Hsu , et al. January 6, 1
1998-01-06
Method for fabricating an accumulated-base bipolar junction transistor
Grant 5,614,424 - Wong , et al. March 25, 1
1997-03-25
Method of making a body contact for a MOSFET device fabricated in an SOI layer
Grant 5,573,961 - Hsu , et al. November 12, 1
1996-11-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed