Wong; Chee Ling
Patent Applications and Registrations
Patent applications and USPTO patent grants for Wong; Chee Ling.The latest application filed is for "board to board interconnect".
- Wong; Chee Ling - Sungai Ara MY
- WONG; Chee Ling - Kuala Lumpur MY
| Patent | Date |
|---|---|
| Board to board interconnect Grant 11,304,299 - Wong , et al. April 12, 2 | 2022-04-12 |
| Board To Board Interconnect App 20200404787 - Wong; Chee Ling ; et al. | 2020-12-24 |
| Board to board interconnect Grant 10,772,206 - Wong , et al. Sep | 2020-09-08 |
| Board To Board Interconnect App 20190342996 - Wong; Chee Ling ; et al. | 2019-11-07 |
| Board to board interconnect Grant 10,356,902 - Wong , et al. July 16, 2 | 2019-07-16 |
| Board to board interconnect App 20170188461 - Wong; Chee Ling ; et al. | 2017-06-29 |
| Chip Carrier Having Variably-sized Pads App 20170170108 - WONG; Chee Ling ; et al. | 2017-06-15 |
| Low-noise amplifier with high linearity Grant 8,803,612 - Ooi , et al. August 12, 2 | 2014-08-12 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 