loadpatents
name:-0.070472002029419
name:-0.025776863098145
name:-0.0041139125823975
Won; Hyo-Sig Patent Filings

Won; Hyo-Sig

Patent Applications and Registrations

Patent applications and USPTO patent grants for Won; Hyo-Sig.The latest application filed is for "integrated circuit and computer-implemented method of manufacturing the same".

Company Profile
3.21.24
  • Won; Hyo-Sig - Suwon-si KR
  • WON; HYO-SIG - 5UWON-51 KR
  • Won; Hyo-Sig - Gyeonggi-do KR
  • Won; Hyo-sig - Kyoungki-do KR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Computing system for performing colorless routing for quadruple patterning lithography
Grant 10,621,300 - Won , et al.
2020-04-14
Integrated circuit, and computing system and computer-implemented method for designing integrated circuit
Grant 10,430,546 - Won , et al. O
2019-10-01
Integrated circuit and computer-implemented method of manufacturing the same
Grant 10,418,354 - Ryu , et al. Sept
2019-09-17
Integrated circuit for reducing ohmic drop in power rails
Grant 10,340,263 - Won , et al.
2019-07-02
Integrated Circuit And Computer-implemented Method Of Manufacturing The Same
App 20180261590 - RYU; SEONG-MIN ;   et al.
2018-09-13
Integrated Circuit For Quadruple Patterning Lithography, And Computing System And Computer-implemented Method For Designing Integrated Circuit
App 20180173837 - WON; HYO-SIG ;   et al.
2018-06-21
Integrated Circuit, And Computing System And Computer-implemented Method For Designing Integrated Circuit
App 20180173838 - Won; Hyo-Sig ;   et al.
2018-06-21
Integrated Circuit For Reducing Ohmic Drop In Power Rails
App 20180166432 - WON; HYO SIG ;   et al.
2018-06-14
Integrated circuit and computer-implemented method of manufacturing the same
Grant 9,991,249 - Ryu , et al. June 5, 2
2018-06-05
Standard cell library and methods of using the same
Grant 9,852,252 - Baek , et al. December 26, 2
2017-12-26
Integrated circuit, semiconductor device based on integrated circuit, and standard cell library
Grant 9,837,437 - Baek , et al. December 5, 2
2017-12-05
Integrated Circuit, Semiconductor Device Based On Integrated Circuit, And Standard Cell Library
App 20170271367 - BAEK; Sang-hoon ;   et al.
2017-09-21
Integrated Circuit And Computer-implemented Method Of Manufacturing The Same
App 20170236814 - RYU; SEONG-MIN ;   et al.
2017-08-17
Integrated circuit, semiconductor device based on integrated circuit, and standard cell library
Grant 9,716,106 - Baek , et al. July 25, 2
2017-07-25
Integrated Circuit, Semiconductor Device Based On Intergrated Circuit, And Standard Cell Library
App 20160351583 - BAEK; Sang-hoon ;   et al.
2016-12-01
Integrated circuit, semiconductor device based on integrated circuit, and standard cell library
Grant 9,431,383 - Baek , et al. August 30, 2
2016-08-30
Standard Cell Library and Methods of Using the Same
App 20160055284 - Baek; Sang-hoon ;   et al.
2016-02-25
Integrated Circuit, Semiconductor Device Based On Integrated Circuit, And Standard Cell Library
App 20160027769 - BAEK; Sang-hoon ;   et al.
2016-01-28
Power control circuit, semiconductor device including the same
Grant 8,659,316 - Kim , et al. February 25, 2
2014-02-25
Methods of designing semiconductor devices and methods of modifying layouts of semiconductor devices
Grant 8,621,399 - Do , et al. December 31, 2
2013-12-31
Method of designing a system-on-chip including a tapless standard cell, designing system and system-on-chip
Grant 8,522,188 - Kim , et al. August 27, 2
2013-08-27
Method Of Designing A System-on-chip Including A Tapless Standard Cell, Designing System And System-on-chip
App 20130185692 - KIM; Hyung-Ock ;   et al.
2013-07-18
Method Of Generating Standard Cell Library For Dpl Process And Methods Of Producing A Dpl Mask And Circuit Pattern Using The Same
App 20130086536 - KIM; WOOK ;   et al.
2013-04-04
Power Control Circuit, Semiconductor Device Including The Same
App 20130069690 - KIM; Hyung Ock ;   et al.
2013-03-21
Semiconductor Device, Method And System With Logic Gate Region Receiving Clock Signal And Body Bias Voltage By Enable Signal
App 20120313693 - Do; Kyung Tae ;   et al.
2012-12-13
Method Of Designing A Semiconductor Device
App 20120297349 - Do; Kyung-Tae ;   et al.
2012-11-22
Method of estimating a leakage current in a semiconductor device
Grant 8,156,460 - Do , et al. April 10, 2
2012-04-10
Method of Estimating a Leakage Current in a Semiconductor Device
App 20100058258 - Do; Kyung Tae ;   et al.
2010-03-04
Body biasing control circuit using lookup table and body biasing control method using same
Grant 7,616,048 - Choi , et al. November 10, 2
2009-11-10
MTCMOS flip-flop, circuit including the MTCMOS flip-flop, and method of forming the MTCMOS flip-flop
Grant 7,453,300 - Won , et al. November 18, 2
2008-11-18
Body Biasing Control Circuit Using Lookup Table And Body Biasing Control Method Using Same
App 20080054989 - CHOI; Byunghee ;   et al.
2008-03-06
Control circuits and methods including delay times for multi-threshold CMOS devices
Grant 7,215,155 - Won May 8, 2
2007-05-08
Multi-threshold CMOS system having short-circuit current prevention circuit
App 20060076987 - Won; Hyo-sig
2006-04-13
MTCMOS flip-flop, circuit including the MTCMOS flip-flop, and method of forming the MTCMOS flip-flop
App 20050242862 - Won, Hyo-sig ;   et al.
2005-11-03
Control circuits and methods including delay times for multi-threshold CMOS devices
App 20050168242 - Won, Hyo-sig
2005-08-04
Clocked-scan flip-flop for multi-threshold voltage CMOS circuit
Grant 6,861,887 - Jeong , et al. March 1, 2
2005-03-01
Clocked-scan flip-flop for multi-threshold voltage CMOS circuit
App 20040021493 - Jeong, Kwang-ok ;   et al.
2004-02-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed