loadpatents
name:-0.00177001953125
name:-0.041011095046997
name:-0.00050497055053711
Wollesen; Donald L. Patent Filings

Wollesen; Donald L.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wollesen; Donald L..The latest application filed is for "method and apparatus for controlling the thickness of a gate oxide in a semiconductor manufacturing process".

Company Profile
0.31.1
  • Wollesen; Donald L. - Saratoga CA
  • Wollesen; Donald L. - San Jose CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Trenched gate non-volatile semiconductor method with the source/drain regions spaced from the trench by sidewall dopings
Grant 6,764,904 - Liu , et al. July 20, 2
2004-07-20
Trenched gate metal oxide semiconductor device and method
Grant 6,667,227 - Liu , et al. December 23, 2
2003-12-23
Method for profiling semiconductor device junctions using a voltage contrast scanning electron microscope
Grant 6,664,797 - Wollesen December 16, 2
2003-12-16
Thin oxide anti-fuse
Grant 6,515,344 - Wollesen February 4, 2
2003-02-04
Method and apparatus for controlling the thickness of a gate oxide in a semiconductor manufacturing process
App 20010042509 - Wollesen, Donald L.
2001-11-22
Method for fabricating a trench-gated vertical CMOS device
Grant 6,309,919 - Liu , et al. October 30, 2
2001-10-30
Method for manufacturing asymmetric channel transistor
Grant 6,242,329 - Huster , et al. June 5, 2
2001-06-05
Leaky lower interface for reduction of floating body effect in SOI devices
Grant 6,225,667 - Buynoski , et al. May 1, 2
2001-05-01
Silicon-on-insulator configuration which is compatible with bulk CMOS architecture
Grant 6,215,155 - Wollesen April 10, 2
2001-04-10
Field effect transistor with controlled body bias
Grant 6,201,761 - Wollesen March 13, 2
2001-03-13
On-chip transformers
Grant 6,188,306 - Wollesen February 13, 2
2001-02-13
Trench-gated vertical combination JFET and MOSFET devices
Grant 6,163,052 - Liu , et al. December 19, 2
2000-12-19
Low capacitance interconnection
Grant 6,146,985 - Wollesen November 14, 2
2000-11-14
Method of forming asymmetrically doped source/drain regions
Grant 6,140,186 - Lin , et al. October 31, 2
2000-10-31
Trenched gate metal oxide semiconductor device and method
Grant 6,097,061 - Liu , et al. August 1, 2
2000-08-01
Backside silicon removal for face down chip analysis
Grant 6,093,331 - Wollesen July 25, 2
2000-07-25
Trenched gate non-volatile semiconductor device and method with corner doping and sidewall doping
Grant 5,990,515 - Liu , et al. November 23, 1
1999-11-23
Short channel self-aligned VMOS field effect transistor
Grant 5,960,271 - Wollesen , et al. September 28, 1
1999-09-28
Low capacitance interconnection
Grant 5,900,668 - Wollesen May 4, 1
1999-05-04
On-chip transformers
Grant 5,877,667 - Wollesen March 2, 1
1999-03-02
Trench-gated vertical CMOS device
Grant 5,864,158 - Liu , et al. January 26, 1
1999-01-26
Polycide/poly diode SRAM load
Grant 5,856,708 - Wollesen January 5, 1
1999-01-05
Use of fiducial marks for improved blank wafer defect review
Grant 5,847,821 - Tracy , et al. December 8, 1
1998-12-08
Latchup-proof I/O circuit implementation
Grant 5,828,110 - Wollesen October 27, 1
1998-10-27
Method of manufacturing a raised source/drain MOSFET
Grant 5,824,586 - Wollesen , et al. October 20, 1
1998-10-20
Short channel self aligned VMOS field effect transistor
Grant 5,808,340 - Wollesen , et al. September 15, 1
1998-09-15
Method of making a selective epitaxial growth circuit load element
Grant 5,804,470 - Wollesen September 8, 1
1998-09-08
Reduced electromigration interconnection line
Grant 5,712,510 - Bui , et al. January 27, 1
1998-01-27
Enhanced electromigration lifetime of metal interconnection lines
Grant 5,689,139 - Bui , et al. November 18, 1
1997-11-18
High conductivity interconnection line
Grant 5,659,201 - Wollesen August 19, 1
1997-08-19
CMOS P-Well selective implant method
Grant 4,306,916 - Wollesen , et al. December 22, 1
1981-12-22
Integrated Circuit Balanced Mixer Apparatus
Grant 3,727,078 - Wollesen April 10, 1
1973-04-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed