Williams; Phillip G.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Williams; Phillip G..The latest application filed is for "program counter (pc)-relative load and store addressing".

Company Profile

4.50.46

Williams; Phillip G. - Cape Coral FL
Williams; Phillip G. - Leander TX
Williams; Phillip G. - Austin TX
Williams; Phillip G. - Owego NY
Williams; Phillip G - Owego NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Program counter (PC)-relative load and store addressing for fused instructions Grant 11,392,386 - Orzol , et al. July 19, 2	2022-07-19
Program Counter (pc)-relative Load And Store Addressing App 20220050684 - Orzol; Nicholas R. ; et al.	2022-02-17
Microprocessor That Fuses Load And Compare Instructions App 20220035634 - Lloyd; Bryan ; et al.	2022-02-03
Fusion Of Microprocessor Store Instructions App 20220019436 - Lloyd; Bryan ; et al.	2022-01-20
Fusion to enhance early address generation of load instructions in a microprocessor Grant 11,163,571 - Barrick , et al. November 2, 2	2021-11-02
Adaptively enabling and disabling snooping bus commands Grant 10,997,075 - Guthrie , et al. May 4, 2	2021-05-04
Program instruction scheduling Grant 10,983,797 - Zoellin , et al. April 20, 2	2021-04-20
Program Instruction Scheduling App 20200379766 - Zoellin; Christian ; et al.	2020-12-03
Identifying an effective address (EA) using an interrupt instruction tag (ITAG) in a multi-slice processor Grant 10,467,008 - Levitan , et al. No	2019-11-05
Operation of a multi-slice processor implementing datapath steering Grant 10,437,756 - Carlough , et al. O	2019-10-08
Operation Of A Multi-slice Processor Implementing Datapath Steering App 20190294571 - CARLOUGH; STEVEN R. ; et al.	2019-09-26
Operation of a multi-slice processor implementing datapath steering Grant 10,417,152 - Carlough , et al. Sept	2019-09-17
Adaptively Enabling And Disabling Snooping Bus Commands App 20190266093 - Guthrie; Guy L. ; et al.	2019-08-29
Thread migration using a microcode engine of a multi-slice processor Grant 10,387,154 - Bishop , et al. A	2019-08-20
Adaptively enabling and disabling snooping bus commands Grant 10,331,563 - Guthrie , et al.	2019-06-25
Supporting even instruction tag (`ITAG`) requirements in a multi-slice processor using null internal operations (IOPs) Grant 10,120,683 - Carlough , et al. November 6, 2	2018-11-06
Operation Of A Multi-slice Processor Implementing Instruction Fusion App 20180107510 - CARLOUGH; STEVEN R. ; et al.	2018-04-19
Adaptively Enabling And Disabling Snooping Bus Commands App 20180052771 - Guthrie; Guy L. ; et al.	2018-02-22
Adaptively enabling and disabling snooping fastpath commands Grant 9,858,188 - Guthrie , et al. January 2, 2	2018-01-02
Operation Of A Multi-slice Processor Implementing Datapath Steering App 20170351524 - CARLOUGH; STEVEN R. ; et al.	2017-12-07
Operation Of A Multi-slice Processor Implementing Datapath Steering App 20170351523 - CARLOUGH; STEVEN R. ; et al.	2017-12-07
Identifying An Effective Address (ea) Using An Interrupt Instruction Tag (itag) In A Multi-slice Processor App 20170344368 - LEVITAN; DAVID S. ; et al.	2017-11-30
Supporting Even Instruction Tag ('itag') Requirements In A Multi-slice Processor Using Null Internal Operations (iops) App 20170315809 - CARLOUGH; STEVEN R. ; et al.	2017-11-02
Thread Migration Using A Microcode Engine Of A Multi-slice Processor App 20170262281 - BISHOP; JAMES W. ; et al.	2017-09-14
Hybrid replacement policy in a multilevel cache memory hierarchy Grant 9,753,862 - Drerup , et al. September 5, 2	2017-09-05
Preserving an invalid global domain indication when installing a shared cache line in a cache Grant 9,529,717 - Guthrie , et al. December 27, 2	2016-12-27
Cache backing store for transactional memory Grant 9,514,049 - Guthrie , et al. December 6, 2	2016-12-06
Cache backing store for transactional memory Grant 9,501,411 - Guthrie , et al. November 22, 2	2016-11-22
Techniques for preserving an invalid global domain indication when installing a shared cache line in a cache Grant 9,483,403 - Guthrie , et al. November 1, 2	2016-11-01
Adaptively enabling and disabling snooping fastpath commands Grant 9,372,797 - Guthrie , et al. June 21, 2	2016-06-21
Cache Backing Store For Transactional Memory App 20160062891 - GUTHRIE; GUY L. ; et al.	2016-03-03
Cache Backing Store For Transactional Memory App 20160062892 - GUTHRIE; GUY L. ; et al.	2016-03-03
Preserving An Invalid Global Domain Indication When Installing A Shared Cache Line In A Cache App 20150363316 - GUTHRIE; GUY L. ; et al.	2015-12-17
Techniques For Preserving An Invalid Global Domain Indication When Installing A Shared Cache Line In A Cache App 20150363317 - GUTHRIE; GUY L. ; et al.	2015-12-17
Adaptively Enabling And Disabling Snooping Fastpath Commands App 20150269076 - Guthrie; Guy L. ; et al.	2015-09-24
Formation of an exclusive ownership coherence state in a lower level cache upon replacement from an upper level cache of a cache line in a private shared owner state Grant 9,110,808 - Guthrie , et al. August 18, 2	2015-08-18
Adaptively Enabling And Disabling Snooping Fastpath Commands App 20150227464 - Guthrie; Guy L. ; et al.	2015-08-13
Virtual machines failover Grant 9,058,195 - Ghai , et al. June 16, 2	2015-06-16
Virtual machine failover Grant 9,032,157 - Ghai , et al. May 12, 2	2015-05-12
Data cache block deallocate requests Grant 8,959,289 - Ghai , et al. February 17, 2	2015-02-17
Lateral castout (LCO) of victim cache line in data-invalid state Grant 8,949,540 - Guthrie , et al. February 3, 2	2015-02-03
Data cache block deallocate requests in a multi-level cache hierarchy Grant 8,930,629 - Ghai , et al. January 6, 2	2015-01-06
Data cache block deallocate requests in a multi-level cache hierarchy Grant 8,874,852 - Ghai , et al. October 28, 2	2014-10-28
Data cache block deallocate requests Grant 8,856,455 - Ghai , et al. October 7, 2	2014-10-07
Virtual Machines Failover App 20140164710 - GHAI; SANJEEV ; et al.	2014-06-12
Virtual Machine Failover App 20140165056 - Ghai; Sanjeev ; et al.	2014-06-12
Data Cache Block Deallocate Requests App 20130262769 - GHAI; SANJEEV ; et al.	2013-10-03
Data Cache Block Deallocate Requests In A Multi-level Cache Hierarchy App 20130262778 - Ghai; Sanjeev ; et al.	2013-10-03
Data Cache Block Deallocate Requests App 20130262777 - Ghai; Sanjeev ; et al.	2013-10-03
Data Cache Block Deallocate Requests In A Multi-level Cache Hierarchy App 20130262770 - GHAI; Sanjeev ; et al.	2013-10-03
Handling castout cache lines in a victim cache Grant 8,499,124 - Guthrie , et al. July 30, 2	2013-07-30
Processor, data processing system and method supporting a shared global coherency state Grant 8,495,308 - Guthrie , et al. July 23, 2	2013-07-23
Reducing wiring congestion in a cache subsystem utilizing sectored caches with discontiguous addressing Grant 8,433,851 - Clark , et al. April 30, 2	2013-04-30
Empirically based dynamic control of transmission of victim cache lateral castouts Grant 8,347,036 - Cargnoni , et al. January 1, 2	2013-01-01
Victim cache replacement Grant 8,327,072 - Guthrie , et al. December 4, 2	2012-12-04
Mode-based castout destination selection Grant 8,312,220 - Guthrie , et al. November 13, 2	2012-11-13
Delete of cache line with correctable error Grant 8,291,259 - Guthrie , et al. October 16, 2	2012-10-16
Lateral castout target selection Grant 8,285,939 - Guthrie , et al. October 9, 2	2012-10-09
Lateral cache-to-cache cast-in Grant 8,225,045 - Guthrie , et al. July 17, 2	2012-07-17
Victim cache prefetching Grant 8,209,489 - Guthrie , et al. June 26, 2	2012-06-26
Bandwidth of a cache directory by slicing the cache directory into two smaller cache directories and replicating snooping logic for each sliced cache directory Grant 8,135,910 - Guthrie , et al. March 13, 2	2012-03-13
Updating partial cache lines in a data processing system Grant 8,117,390 - Cummings , et al. February 14, 2	2012-02-14
Formation Of An Exclusive Ownership Coherence State In A Lower Level Cache App 20110161588 - Guthrie; Guy L. ; et al.	2011-06-30
Providing pseudo-randomized static values during LBIST transition tests Grant 7,934,135 - Gass , et al. April 26, 2	2011-04-26
Updating Partial Cache Lines in a Data Processing System App 20100268884 - Cummings; David W. ; et al.	2010-10-21
Delete Of Cache Line With Correctable Error App 20100268984 - Guthrie; Guy L. ; et al.	2010-10-21
Lateral Castout Target Selection App 20100262782 - Guthrie; Guy L. ; et al.	2010-10-14
Empirically Based Dynamic Control of Transmission of Victim Cache Lateral Castouts App 20100262778 - Cargnoni; Robert A. ; et al.	2010-10-14
Mode-Based Castout Destination Selection App 20100262783 - Guthrie; Guy L. ; et al.	2010-10-14
Lateral Castout (LCO) Of Victim Cache Line In Data-Invalid State App 20100235584 - Guthrie; Guy L. ; et al.	2010-09-16
Handling Castout Cache Lines In A Victim Cache App 20100235576 - Guthrie; Guy L. ; et al.	2010-09-16
Cache-To-Cache Cast-In App 20100153647 - Guthrie; Guy L. ; et al.	2010-06-17
Providing Pseudo-Randomized Static Values During LBIST Transition Tests App 20100050031 - Gass; Robert Benjamin ; et al.	2010-02-25
Victim Cache Replacement App 20100023695 - Guthrie; Guy L. ; et al.	2010-01-28
Reducing Wiring Congestion in a Cache Subsystem Utilizing Sectored Caches with Discontiguous Addressing App 20090049248 - Clark; Leo James ; et al.	2009-02-19
Data processing system and method for predictively selecting a scope of broadcast of an operation utilizing a location of a memory Grant 7,454,578 - Fields, Jr. , et al. November 18, 2	2008-11-18
Processor, Data Processing System and Method Supporting a Shared Global Coherency State App 20080086602 - Guthrie; Guy L. ; et al.	2008-04-10
System and method of responding to a cache read error with a temporary cache directory column delete App 20070022250 - Fields; James Stephen JR. ; et al.	2007-01-25
Bandwidth of a cache directory by slicing the cache directory into two smaller cache directories and replicating snooping logic for each sliced cache directory App 20060184747 - Guthrie; Guy L. ; et al.	2006-08-17
Data processing system and method for predictively selecting a scope of broadcast of an operation utilizing a location of a memory App 20060179249 - Fields; James S. JR. ; et al.	2006-08-10
System and method for implementing private devices on a secondary peripheral component interface Grant 6,985,990 - Bronson , et al. January 10, 2	2006-01-10
Data caching on bridge following disconnect Grant 6,973,528 - Bronson , et al. December 6, 2	2005-12-06
Opaque memory region for I/O adapter transparent bridge Grant 6,968,415 - Bronson , et al. November 22, 2	2005-11-22
System and method for supporting access to multiple I/O hub nodes in a host bridge Grant 6,920,519 - Beukema , et al. July 19, 2	2005-07-19
Data caching on bridge following disconnect App 20030221039 - Bronson, Timothy C. ; et al.	2003-11-27
System and method for implementing private devices on a secondary peripheral component interface App 20030188074 - Bronson, Timothy C. ; et al.	2003-10-02
Opaque memory region for I/O adapter transparent bridge App 20030188076 - Bronson, Timothy C. ; et al.	2003-10-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.