Williams; Albert Thomas

Patent Applications and Registrations

Patent applications and USPTO patent grants for Williams; Albert Thomas.The latest application filed is for "modeling full and half cycle clock variability".

Company Profile

0.10.8

Williams; Albert Thomas - Austin TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Modeling full and half cycle clock variability Grant 8,185,371 - Bhanji , et al. May 22, 2	2012-05-22
Information handling system with real and virtual load/store instruction issue queue Grant 8,041,928 - Burky , et al. October 18, 2	2011-10-18
Data stream prefetching in a microprocessor Grant 7,904,661 - Fluhr , et al. March 8, 2	2011-03-08
Modeling Full And Half Cycle Clock Variability App 20100268522 - Bhanji; Adil ; et al.	2010-10-21
Information Handling System With Real And Virtual Load/store Instruction Issue Queue App 20100161945 - Burky; William E. ; et al.	2010-06-24
Store stream prefetching in a microprocessor Grant 7,716,427 - Griswell, Jr. , et al. May 11, 2	2010-05-11
Store Stream Prefetching In A Microprocessor App 20090070556 - Griswell, JR.; John Barry ; et al.	2009-03-12
Store stream prefetching in a microprocessor Grant 7,380,066 - Griswell, Jr. , et al. May 27, 2	2008-05-27
Data stream prefetching in a microprocessor App 20080091922 - Fluhr; Eric Jason ; et al.	2008-04-17
Data stream prefetching in a microprocessor Grant 7,350,029 - Fluhr , et al. March 25, 2	2008-03-25
Method and logical apparatus for rename register reallocation in a simultaneous multi-threaded (SMT) processor Grant 7,290,261 - Burky , et al. October 30, 2	2007-10-30
Store stream prefetching in a microprocessor App 20060179238 - Griswell; John Barry JR. ; et al.	2006-08-10
Data stream prefetching in a microprocessor App 20060179239 - Fluhr; Eric Jason ; et al.	2006-08-10
Method and logical apparatus for rename register reallocation in a simultaneous multi-threaded (SMT) processor App 20040216120 - Burky, William Elton ; et al.	2004-10-28
Method for limiting physical resource usage in a virtual tag allocation environment of a microprocessor App 20030182540 - Burky, William Elton ; et al.	2003-09-25
Provably correct storage arrays Grant 6,279,144 - Henkels , et al. August 21, 2	2001-08-21
Data processing system having an apparatus for exception tracking during out-of-order operation and method therefor Grant 6,128,722 - Fry , et al. October 3, 2	2000-10-03
Design of provably correct storage arrays Grant 5,995,425 - Henkels, deceased , et al. November 30, 1	1999-11-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.