WERFELLI; SALAH M.

Patent Applications and Registrations

Patent applications and USPTO patent grants for WERFELLI; SALAH M..The latest application filed is for "system for facilitating comprehensive multilingual virtual or real-time meeting with real-time translation".

Company Profile

0.8.8

WERFELLI; SALAH M. - MORGAN HILL CA
Werfelli; Salah M - Morgan Hill CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
System For Facilitating Comprehensive Multilingual Virtual Or Real-time Meeting With Real-time Translation App 20220231873 - WERFELLI; SALAH M. ; et al.	2022-07-21
Flexible, space-efficient I/O circuitry for integrated circuits Grant 9,577,640 - Park , et al. February 21, 2	2017-02-21
Flexible, space-efficient I/O circuitry for integrated circuits Grant 9,401,717 - Parks , et al. July 26, 2	2016-07-26
Flexible, space-efficient I/O circuitry for integrated circuits Grant 9,166,593 - Park , et al. October 20, 2	2015-10-20
Flexible, space-efficient I/O circuitry for integrated circuits Grant 9,166,594 - Parks , et al. October 20, 2	2015-10-20
Gate array architecture with multiple programmable regions App 20150048425 - Park; Jonathan C. ; et al.	2015-02-19
Flexible, space-efficient I/O circuitry for integrated circuits App 20140246701 - Parks; Jonathan C. ; et al.	2014-09-04
Flexible, space-efficient I/O circuitry for integrated circuits App 20140247525 - Parks; Jonathan C. ; et al.	2014-09-04
Flexible, space-efficient I/O circuitry for integrated circuits App 20140246702 - Parks; Jonathan C ; et al.	2014-09-04
Gate array architecture with multiple programmable regions Grant 8,788,984 - Park , et al. July 22, 2	2014-07-22
Flexible, space-efficient I/O circuitry for integrated circuits Grant 8,773,163 - Park , et al. July 8, 2	2014-07-08
Gate array architecture with multiple programmable regions App 20130334576 - Park; Jonathan C ; et al.	2013-12-19
Gate array architecture with multiple programmable regions Grant 8,533,641 - Park , et al. September 10, 2	2013-09-10
Gate Array Architecture With Multiple Programmable Regions App 20130087834 - Park; Jonathan C. ; et al.	2013-04-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.