loadpatents
Patent applications and USPTO patent grants for Wendt; Hermann.The latest application filed is for "magnetoresistive devices and methods for manufacturing magnetoresistive devices".
Patent | Date |
---|---|
Methods for processing a semiconductor workpiece Grant 10,157,765 - Stranzl , et al. Dec | 2018-12-18 |
Magnetoresistive devices and methods for manufacturing magnetoresistive devices Grant 9,959,890 - Raberg , et al. May 1, 2 | 2018-05-01 |
Transformer comprising a rounded coil Grant 9,780,161 - Menath , et al. October 3, 2 | 2017-10-03 |
Magnetoresistive Devices And Methods For Manufacturing Magnetoresistive Devices App 20170125044 - Raberg; Wolfgang ;   et al. | 2017-05-04 |
Methods For Processing A Semiconductor Workpiece App 20170076970 - Stranzl; Gudrun ;   et al. | 2017-03-16 |
Magnetoresistive devices and methods for manufacturing magnetoresistive devices Grant 9,570,099 - Raberg , et al. February 14, 2 | 2017-02-14 |
Magnetoresistive Devices And Methods For Manufacturing Magnetoresistive Devices App 20160343392 - Raberg; Wolfgang ;   et al. | 2016-11-24 |
Semiconductor devices and structures thereof Grant 9,401,322 - Naujok , et al. July 26, 2 | 2016-07-26 |
Method for processing a semiconductor workpiece with metallization Grant 9,293,371 - Reitmeier , et al. March 22, 2 | 2016-03-22 |
Coil and Method of Manufacturing a Coil App 20150372073 - Menath; Markus ;   et al. | 2015-12-24 |
Method for fabricating a coil by way of a rounded trench Grant 9,183,977 - Menath , et al. November 10, 2 | 2015-11-10 |
Method For Processing A Semiconductor Workpiece App 20150294911 - Reitmeier; Anja ;   et al. | 2015-10-15 |
Method for processing a semiconductor workpiece with metallization Grant 9,093,385 - Gissibl , et al. July 28, 2 | 2015-07-28 |
Methods For Processing A Semiconductor Workpiece App 20150147850 - Stranzl; Gudrun ;   et al. | 2015-05-28 |
Devices Formed With Dual Damascene Process App 20150084196 - Riess; Philipp ;   et al. | 2015-03-26 |
Method For Processing A Semiconductor Workpiece App 20140357055 - Gissibl; Anja ;   et al. | 2014-12-04 |
Devices formed with dual damascene process Grant 8,860,225 - Riess , et al. October 14, 2 | 2014-10-14 |
Method for fabricating a semiconductor chip and semiconductor chip Grant 8,637,967 - Menath , et al. January 28, 2 | 2014-01-28 |
Crack stop trenches Grant 8,610,238 - Kaltalioglu , et al. December 17, 2 | 2013-12-17 |
Coil and Method of Manufacturing a Coil App 20130277797 - Menath; Markus ;   et al. | 2013-10-24 |
Method for Fabricating a Semiconductor Chip and Semiconductor Chip App 20120119389 - Menath; Markus ;   et al. | 2012-05-17 |
Methods of manufacturing semiconductor devices Grant 8,148,235 - Naujok , et al. April 3, 2 | 2012-04-03 |
Devices Formed With Dual Damascene Process App 20120025382 - Riess; Philipp ;   et al. | 2012-02-02 |
Dual damascene process Grant 8,062,971 - Riess , et al. November 22, 2 | 2011-11-22 |
Semiconductor Devices and Structures Thereof App 20110278730 - Naujok; Markus ;   et al. | 2011-11-17 |
Semiconductor devices and structures thereof Grant 8,013,364 - Naujok , et al. September 6, 2 | 2011-09-06 |
Crack Stop Trenches App 20110074033 - Kaltalioglu; Erdem ;   et al. | 2011-03-31 |
Method of controlled low-k via etch for Cu interconnections Grant 7,906,426 - Liu , et al. March 15, 2 | 2011-03-15 |
Semiconductor devices and methods of manufacture thereof Grant 7,883,987 - Tilke , et al. February 8, 2 | 2011-02-08 |
Crack stop trenches Grant 7,871,902 - Kaltalioglu , et al. January 18, 2 | 2011-01-18 |
Method for producing a layer arrangement Grant 7,795,135 - Eckert , et al. September 14, 2 | 2010-09-14 |
Semiconductor Devices and Methods of Manufacture Thereof App 20100197112 - Tilke; Armin ;   et al. | 2010-08-05 |
Methods of Manufacturing Semiconductor Devices App 20100144112 - Naujok; Markus ;   et al. | 2010-06-10 |
Semiconductor devices and methods of manufacture thereof Grant 7,723,818 - Tilke , et al. May 25, 2 | 2010-05-25 |
Semiconductor Devices and Structures Thereof App 20100032841 - Naujok; Markus ;   et al. | 2010-02-11 |
Methods of manufacturing semiconductor devices and structures thereof Grant 7,629,225 - Naujok , et al. December 8, 2 | 2009-12-08 |
Semiconductor interconnect and method of making same Grant 7,619,310 - Huebinger , et al. November 17, 2 | 2009-11-17 |
Dual Damascene Process App 20090239375 - Riess; Philipp ;   et al. | 2009-09-24 |
Crack Stop Trenches App 20090203192 - Kaltalioglu; Erdem ;   et al. | 2009-08-13 |
Integration scheme for fully silicided gate Grant 7,544,553 - Culmsee , et al. June 9, 2 | 2009-06-09 |
Method Of Minimizing Via Sidewall Damages During Dual Damascene Trench Reactive Ion Etching In A Via First Scheme App 20090087992 - SRIVASTAVA; Ravi Prakash ;   et al. | 2009-04-02 |
Method for producing a microelectronic structure App 20090011556 - Beitel; Gerhard ;   et al. | 2009-01-08 |
Semiconductor devices and methods of manufacture thereof App 20080290448 - Tilke; Armin ;   et al. | 2008-11-27 |
Single damascene with disposable stencil and method therefore Grant 7,452,804 - Beck , et al. November 18, 2 | 2008-11-18 |
Method of controlled low-k via etch for Cu interconnections App 20080258308 - Liu; Wuping ;   et al. | 2008-10-23 |
Semiconductor interconnect and method of making same App 20080108219 - Huebinger; Frank ;   et al. | 2008-05-08 |
Method for producing a layer arrangement App 20080102625 - Eckert; Stefan ;   et al. | 2008-05-01 |
Single damascene with disposable stencil and method therefore App 20070042588 - Beck; Michael ;   et al. | 2007-02-22 |
Methods of manufacturing semiconductor devices and structures thereof App 20060281295 - Naujok; Markus ;   et al. | 2006-12-14 |
Integration scheme for fully silicided gate App 20060228844 - Culmsee; Marcus ;   et al. | 2006-10-12 |
Method of producing an electrode configuration and method of electrically contacting the electrode configuration Grant 7,045,070 - Weinrich , et al. May 16, 2 | 2006-05-16 |
Reactor configuration and method for producing it Grant 6,887,437 - Lehmann , et al. May 3, 2 | 2005-05-03 |
Ferroelectric transistor, use thereof in a memory cell configuration and method of producing the ferroelectric transistor Grant 6,710,388 - Haneder , et al. March 23, 2 | 2004-03-23 |
Microelectronic structure, method for fabricating it and its use in a memory cell Grant 6,670,668 - Wendt December 30, 2 | 2003-12-30 |
Process for cleaning CVD units Grant 6,656,376 - Fritsch , et al. December 2, 2 | 2003-12-02 |
Optical structure and method for producing the same Grant 6,614,575 - Gruning , et al. September 2, 2 | 2003-09-02 |
Capacitor electrodes arrangement with oxygen iridium between silicon and oxygen barrier layer Grant 6,573,542 - Bruchhaus , et al. June 3, 2 | 2003-06-03 |
Method for producing a microelectronic structure App 20020155660 - Beitel, Gerhard ;   et al. | 2002-10-24 |
Method of fabricating a micro-technical structure, and micro-technical component Grant 6,458,603 - Kersch , et al. October 1, 2 | 2002-10-01 |
Storage Capacitor For A Dram App 20020126543 - Reisinger, Hans ;   et al. | 2002-09-12 |
Method for fabricating a patterned layer App 20020086511 - Hartner, Walter ;   et al. | 2002-07-04 |
Capacitor electrodes arrangement App 20020070404 - Bruchhaus, Rainer ;   et al. | 2002-06-13 |
Method of fabricating a micro-technical structure, and micro-technical component App 20020042158 - Kersch, Alfred ;   et al. | 2002-04-11 |
Ferroelectric transistor, use thereof in a memory cell confuguration and method of producing the ferroelectric transistor App 20010038117 - Haneder, Thomas Peter ;   et al. | 2001-11-08 |
Microelectronic structure, method for fabricating it and its use in a memory cell App 20010032992 - Wendt, Hermann | 2001-10-25 |
DRAM memory capacitor, and method for its production App 20010031526 - Beitel, Gerhard ;   et al. | 2001-10-18 |
Integrated circuit configuration, method for producing it, and wafer including integrated circuit configurations App 20010020730 - Stengl, Reinhard ;   et al. | 2001-09-13 |
Electrically programmable non-volatile memory cell configuration Grant 6,215,140 - Reisinger , et al. April 10, 2 | 2001-04-10 |
Process of forming a semiconductor capacitor including forming a hemispherical grain statistical mask with silicon and germanium Grant 6,140,177 - Schafer , et al. October 31, 2 | 2000-10-31 |
Manufacturing method for a capacitor in an integrated storage circuit Grant 6,127,220 - Lange , et al. October 3, 2 | 2000-10-03 |
Method of operating a storage cell arrangement Grant 6,040,995 - Reisinger , et al. March 21, 2 | 2000-03-21 |
Method for manufacturing fine structures Grant 5,943,571 - Schaefer , et al. August 24, 1 | 1999-08-24 |
Process for manufacturing capacitors in a solid state configuration Grant 5,817,553 - Stengl , et al. October 6, 1 | 1998-10-06 |
Method for manufacturing a solar cell from a substrate wafer Grant 5,306,647 - Lehmann , et al. April 26, 1 | 1994-04-26 |
NCAGE Code | C0298 | WENDT, HERMANN |
CAGE Code | C0298 | WENDT, HERMANN |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.