loadpatents
name:-0.025042057037354
name:-0.022863864898682
name:-0.00048089027404785
Wemple; Ivan L. Patent Filings

Wemple; Ivan L.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wemple; Ivan L..The latest application filed is for "real-time adaptive voltage control of logic blocks".

Company Profile
0.20.20
  • Wemple; Ivan L. - Shelburne VT
  • Wemple; Ivan L. - Schenectady NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Real-time adaptive voltage control of logic blocks
Grant 8,988,140 - Graf , et al. March 24, 2
2015-03-24
Real-time Adaptive Voltage Control Of Logic Blocks
App 20150002217 - Graf; Richard S. ;   et al.
2015-01-01
Early decoupling capacitor optimization method for hierarchical circuit design
Grant 8,438,520 - Carlsen , et al. May 7, 2
2013-05-07
Early Decoupling Capacitor Optimization Method For Hierarchical Circuit Design
App 20130054202 - Carlsen; Kurt A. ;   et al.
2013-02-28
Method and system to optimize semiconductor products for power, performance, noise, and cost through use of variable power supply voltage compression
Grant 8,302,063 - Bickford , et al. October 30, 2
2012-10-30
Method And System To Optimize Semiconductor Products For Power, Performance, Noise, And Cost Through Use Of Variable Power Supply Voltage Compression
App 20110288829 - BICKFORD; Jeanne P. ;   et al.
2011-11-24
Static timing slacks analysis and modification
Grant 8,015,526 - Chadwick, Jr. , et al. September 6, 2
2011-09-06
Method and apparatus for manufacturing diamond shaped chips
Grant 7,961,932 - Allen , et al. June 14, 2
2011-06-14
Integrated circuit design closure method for selective voltage binning
Grant 7,475,366 - Kuemerle , et al. January 6, 2
2009-01-06
Method and apparatus for storing circuit calibration information
Grant 7,454,305 - Bonaccio , et al. November 18, 2
2008-11-18
Method for testing the validity of initial-condition statements in circuit simulation, and correcting inconsistencies thereof
Grant 7,441,213 - Lehner , et al. October 21, 2
2008-10-21
Static timing slacks analysis and modification
Grant 7,404,163 - Chadwick, Jr. , et al. July 22, 2
2008-07-22
Integrated Circuit Design Closure Method For Selective Voltage Binning
App 20080034337 - Kuemerle; Mark W. ;   et al.
2008-02-07
Method And Apparatus For Manufacturing Diamond Shaped Chips
App 20080018872 - Allen; Robert J. ;   et al.
2008-01-24
Method and apparatus for manufacturing diamond shaped chips
Grant 7,289,659 - Allen , et al. October 30, 2
2007-10-30
Static Timing Slacks Analysis And Modification
App 20070226667 - Chadwick; Thomas B. JR. ;   et al.
2007-09-27
Method and Apparatus for Converting Globally Clock-Gated Circuits to Locally Clock-Gated Circuits
App 20070220468 - Haar; Allen P. ;   et al.
2007-09-20
Method For Testing The Validity Of Initial-condition Statements In Circuit Simulation, And Correcting Inconsistencies Thereof
App 20070204244 - Lehner; Timothy S. ;   et al.
2007-08-30
Method and apparatus for converting globally clock-gated circuits to locally clock-gated circuits
Grant 7,257,788 - Haar , et al. August 14, 2
2007-08-14
Method And Apparatus For Storing Circuit Calibration Information
App 20070115019 - Bonaccio; Anthony R. ;   et al.
2007-05-24
Voltage dependent parameter analysis
Grant 7,142,991 - Hathaway , et al. November 28, 2
2006-11-28
Voltage Dependent Parameter Analysis
App 20060229828 - Hathaway; David J. ;   et al.
2006-10-12
Method And Apparatus For Converting Globally Clock-gated Circuits To Locally Clock-gated Circuits
App 20060101362 - Haar; Allen P. ;   et al.
2006-05-11
Method for designing an integrated circuit having multiple voltage domains
Grant 7,000,214 - Iadanza , et al. February 14, 2
2006-02-14
Damping of LC ringing in IC (integrated circuit) power distribution systems
Grant 6,963,240 - Bonaccio , et al. November 8, 2
2005-11-08
Simplified tiling pattern method
Grant 6,948,146 - Allen , et al. September 20, 2
2005-09-20
Integrated circuit and method for interfacing two voltage domains using a transformer
Grant 6,927,616 - Ho , et al. August 9, 2
2005-08-09
Damping of LC Ringing in IC (Integrated Circuit) Power Distribution Systems
App 20050110551 - Bonaccio, Anthony R. ;   et al.
2005-05-26
Method For Designing An Integrated Circuit Having Multiple Voltage Domains
App 20050108667 - Iadanza, Joseph A. ;   et al.
2005-05-19
Integrated Circuit And Method For Interfacing Two Voltage Domains Using A Transformer
App 20050093620 - Ho, Shiu Chung ;   et al.
2005-05-05
Method And Apparatus For Manufacturing Diamond Shaped Chips
App 20040258294 - Allen, Robert J. ;   et al.
2004-12-23
Simplified Tiling Pattern Method
App 20040139417 - Allen, Robert J. ;   et al.
2004-07-15
Row-based placement scoring and legalization measure for books with phase shift mask dependencies
Grant 6,698,008 - McCullen , et al. February 24, 2
2004-02-24
Method of analyzing integrated circuit power distribution in chips containing voltage islands
Grant 6,631,502 - Buffet , et al. October 7, 2
2003-10-07
Method of analyzing integrated circuit power distribution in chips containing voltage islands
App 20030135830 - Buffet, Patrick H. ;   et al.
2003-07-17
Row-based placement scoring and legalization measure for books with phase shift mask dependencies
App 20030084419 - McCullen, Kevin W. ;   et al.
2003-05-01
Method for supply voltage drop analysis during placement phase of chip design
App 20020112212 - Cohn, John M. ;   et al.
2002-08-15
Schottky photodiode with silicide layer
Grant 4,982,246 - Polasko , et al. January 1, 1
1991-01-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed