Patent | Date |
---|
Lossy MIM capacitor for on-die noise reduction Grant 10,354,948 - Ding , et al. July 16, 2 | 2019-07-16 |
Lossy Mim Capacitor For On-die Noise Reduction App 20190139889 - Ding; Chong ;   et al. | 2019-05-09 |
Method for controlling operation of microprocessor which performs duty cycle correction process Grant 7,716,516 - Muraki , et al. May 11, 2 | 2010-05-11 |
Dynamic frequency scaling sequence for multi-gigahertz microprocessors Grant 7,702,944 - Chelstrom , et al. April 20, 2 | 2010-04-20 |
Circuit and related method for synchronizing data signals to a core clock Grant 7,698,588 - Boerstler , et al. April 13, 2 | 2010-04-13 |
Method to gate off PLLS in a deep power saving state without separate clock distribution for power management logic Grant 7,656,237 - Riley , et al. February 2, 2 | 2010-02-02 |
Maintaining Circuit Delay Characteristics During Power Management Mode App 20090121747 - Dhong; Sang Hoo ;   et al. | 2009-05-14 |
Dynamic Frequency Scaling Sequence for Multi-Gigahertz Microprocessors App 20090119552 - Chelstrom; Nathan ;   et al. | 2009-05-07 |
Dynamic frequency scaling sequence for multi-gigahertz microprocessors Grant 7,516,350 - Chelstrom , et al. April 7, 2 | 2009-04-07 |
Method for controlling operation of microprocessor which performs duty cycle correction process App 20070300082 - Muraki; Yosuke ;   et al. | 2007-12-27 |
Deep power saving by disabling clock distribution without separate clock distribution for power management logic Grant 7,284,138 - Riley , et al. October 16, 2 | 2007-10-16 |
Deep power saving by disabling clock distribution without separate clock distribution for power management logic App 20060123261 - Riley; Mack Wayne ;   et al. | 2006-06-08 |
Method to gate off PLLS in a deep power saving state without separate clock distribution for power management logic App 20060119445 - Riley; Mack Wayne ;   et al. | 2006-06-08 |
Dynamic frequency scaling sequence for multi-gigahertz microprocessors App 20060053348 - Chelstrom; Nathan ;   et al. | 2006-03-09 |
Phase and frequency lock detector Grant 6,990,165 - Boerstler , et al. January 24, 2 | 2006-01-24 |
On-chip thermal sensing circuit Grant 6,914,764 - Clabes , et al. July 5, 2 | 2005-07-05 |
Circuit and related method for synchronizing data signals to a core clock App 20050018799 - Boerstler, David William ;   et al. | 2005-01-27 |
Method for pulse train reduction of clocking power when switching between full clocking power and nap mode App 20040260960 - Hilgendorf, Rolf ;   et al. | 2004-12-23 |
Method and system for synchronously transferring data between clock domains sourced by the same clock Grant 6,792,554 - Gervais , et al. September 14, 2 | 2004-09-14 |
Multiphase clocking method and apparatus App 20040076189 - Boerstler, David William ;   et al. | 2004-04-22 |
Phase and frequency lock detector App 20040017872 - Boerstler, David William ;   et al. | 2004-01-29 |
On-chip thermal sensing circuit App 20040008754 - Clabes, Joachim Gerhard ;   et al. | 2004-01-15 |
System for launching data on a bus by using first clock for alternately selecting data from two data streams and using second clock for launching data thereafter Grant 6,636,980 - Gervais , et al. October 21, 2 | 2003-10-21 |
Method and system for synchronously transferring data between clock domains sourced by the same clock App 20030037273 - Gervais, Gilles ;   et al. | 2003-02-20 |