loadpatents
Patent applications and USPTO patent grants for Wei; Huan-Sheng.The latest application filed is for "memory circuit and write method".
Patent | Date |
---|---|
Multi-gate device Grant 11,393,926 - Wei , et al. July 19, 2 | 2022-07-19 |
Memory Circuit And Write Method App 20210375345 - WEI; Huan-Sheng ;   et al. | 2021-12-02 |
Semiconductor device structure with semiconductor wire Grant 11,158,542 - Chiang , et al. October 26, 2 | 2021-10-26 |
Multi-gate device Grant 11,145,762 - Wei , et al. October 12, 2 | 2021-10-12 |
Threshold voltage adjustment for a gate-all-around semiconductor structure Grant 11,043,423 - Chiang , et al. June 22, 2 | 2021-06-22 |
Semiconductor device structure with semiconductor wire Grant 10,879,130 - Chiang , et al. December 29, 2 | 2020-12-29 |
Multi-gate Device App 20200098923 - WEI; Huan-Sheng ;   et al. | 2020-03-26 |
Semiconductor Device Structure With Semiconductor Wire App 20200075427 - CHIANG; Hung-Li ;   et al. | 2020-03-05 |
Threshold Voltage Adjustment for a Gate-All-Around Semiconductor Structure App 20200035562 - Chiang; Hung-Li ;   et al. | 2020-01-30 |
Threshold voltage adjustment for a gate-all-around semiconductor structure Grant 10,438,851 - Chiang , et al. O | 2019-10-08 |
Semiconductor Device Structure With Semiconductor Wire App 20190267292 - Chiang; Hung-Li ;   et al. | 2019-08-29 |
Semiconductor device structure with semiconductor wire Grant 10,290,548 - Chiang , et al. | 2019-05-14 |
Threshold voltage adjustment for a gate-all-around semiconductor structure Grant 10,290,546 - Chiang , et al. | 2019-05-14 |
Semiconductor Device Structure With Semiconductor Wire App 20190067121 - CHIANG; Hung-Li ;   et al. | 2019-02-28 |
Threshold Voltage Adjustment For A Gate-all-around Semiconductor Structure App 20180337094 - Chiang; Hung-Li ;   et al. | 2018-11-22 |
Multi-gate Device App 20180301560 - WEI; Huan-Sheng ;   et al. | 2018-10-18 |
Multi-gate device and method of fabrication thereof Grant 10,008,603 - Wei , et al. June 26, 2 | 2018-06-26 |
Threshold Voltage Adjustment For A Gate-all-around Semiconductor Structure App 20180151438 - Chiang; Hung-Li ;   et al. | 2018-05-31 |
Multi-gate Device And Method Of Fabrication Thereof App 20180145176 - WEI; Huan-Sheng ;   et al. | 2018-05-24 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.