Weber; Kai Oliver

Patent Applications and Registrations

Patent applications and USPTO patent grants for Weber; Kai Oliver.The latest application filed is for "method and system for building binary decision diagrams efficiently in a structural network representation of a digital circuit".

Company Profile

0.10.12

Weber; Kai Oliver - Stuttgart DE
Weber; Kai Oliver - Boeblingen DE
Weber; Kai Oliver - Boelingen DE
Weber; Kai Oliver - Boblingen DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
System for building binary decision diagrams efficiently in a structural network representation of a digital circuit Grant 7,853,917 - Paruthi , et al. December 14, 2	2010-12-14
Building binary decision diagrams efficiently in a structural network representation of a digital circuit Grant 7,836,413 - Paruthi , et al. November 16, 2	2010-11-16
System for verification of digital designs using case-splitting via constrained internal signals Grant 7,752,583 - Baumgartner , et al. July 6, 2	2010-07-06
Method and System for Building Binary Decision Diagrams Efficiently in a Structural Network Representation of a Digital Circuit App 20100146474 - Paruthi; Viresh ; et al.	2010-06-10
Method and System for Building Binary Decision Diagrams Efficiently in a Structural Network Representation of a Digital Circuit App 20100138805 - Paruthi; Viresh ; et al.	2010-06-03
Method and System for Building Binary Decision Diagrams Efficiently in a Structural Network Representation of a Digital Circuit App 20090164965 - Paruthi; Viresh ; et al.	2009-06-25
Method and System for Building Binary Decision Diagrams Efficiently in a Structural Network Representation of a Digital Circuit App 20090164966 - Paruthi; Viresh ; et al.	2009-06-25
Method and system for case-splitting on nodes in a symbolic simulation framework Grant 7,506,290 - Jacobi , et al. March 17, 2	2009-03-17
Method and system for case-splitting on nodes in a symbolic simulation framework Grant 7,475,371 - Jacobi , et al. January 6, 2	2009-01-06
Computer program product for verification of digital designs using case-splitting via constrained internal signals Grant 7,458,048 - Baumgartner , et al. November 25, 2	2008-11-25
Method, system and computer program product for verification of digital designs using case-splitting via constrained internal signals Grant 7,367,001 - Baumgartner , et al. April 29, 2	2008-04-29
Method and system for case-splitting on nodes in a symbolic simulation framework Grant 7,363,603 - Jacobi , et al. April 22, 2	2008-04-22
Method And System For Case-splitting On Nodes In A Symbolic Simulation Framework App 20080092097 - JACOBI; CHRISTIAN ; et al.	2008-04-17
Method And System For Case-splitting On Nodes In A Symbolic Simulation Framework App 20080092098 - JACOBI; CHRISTIAN ; et al.	2008-04-17
Computer Program Product for Verification of Digital Designs Using Case-Splitting via Constrained Internal Signals App 20080077379 - Baumgartner; Jason Raymond ; et al.	2008-03-27
System for Verification of Digital Designs Using Case-Splitting via Constrained Internal Signals App 20080077381 - Baumgartner; Jason Raymond ; et al.	2008-03-27
Method and system for building binary decision diagrams efficiently in a structural network representation of a digital circuit Grant 7,340,473 - Paruthi , et al. March 4, 2	2008-03-04
Method and system for optimized handling of constraints during symbolic simulation Grant 7,290,229 - Baumgartner , et al. October 30, 2	2007-10-30
Method and system for case-splitting on nodes in a symbolic simulation framework App 20070061765 - Jacobi; Christian ; et al.	2007-03-15
Method and system for optimized handling of constraints during symbolic simulation App 20060190868 - Baumgartner; Jason Raymond ; et al.	2006-08-24
Method, system and computer program product for verification of digital designs using case-splitting via constrained internal signals App 20060122817 - Baumgartner; Jason Raymond ; et al.	2006-06-08
Method and system for building binary decision diagrams efficiently in a structural network representation of a digital circuit App 20060047680 - Paruthi; Viresh ; et al.	2006-03-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.