loadpatents
name:-0.011372804641724
name:-0.006666898727417
name:-0.0068380832672119
Weber; Justin R. Patent Filings

Weber; Justin R.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Weber; Justin R..The latest application filed is for "multi-layer crystalline back gated thin film transistor".

Company Profile
7.5.10
  • Weber; Justin R. - Hillsboro OR
  • Weber; Justin R. - Portland OR
  • Weber; Justin R. - Beaverton OR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Vertically stacked finFETs and shared gate patterning
Grant 11,404,319 - Lilak , et al. August 2, 2
2022-08-02
Multi-layer Crystalline Back Gated Thin Film Transistor
App 20210408299 - Le; Van H. ;   et al.
2021-12-30
Vertically Stacked Transistors In A Fin
App 20210351078 - Lilak; Aaron D. ;   et al.
2021-11-11
Multi-layer crystalline back gated thin film transistor
Grant 11,152,514 - Le , et al. October 19, 2
2021-10-19
Vertically stacked transistors in a pin
Grant 11,075,119 - Lilak , et al. July 27, 2
2021-07-27
Device isolation by fixed charge
Grant 10,892,335 - Ma , et al. January 12, 2
2021-01-12
Multi-layer Crystalline Back Gated Thin Film Transistor
App 20200357929 - Le; Van H. ;   et al.
2020-11-12
Reducing Off-state Leakage In Semiconductor Devices
App 20200279910 - Basu; Dipanjan ;   et al.
2020-09-03
Vertically Stacked Finfets & Shared Gate Patterning
App 20200235013 - Lilak; Aaron ;   et al.
2020-07-23
Device Isolation By Fixed Charge
App 20200185501 - Ma; Sean T. ;   et al.
2020-06-11
Subfin Leakage Suppression Using Fixed Charge
App 20200044059 - Ma; Sean T. ;   et al.
2020-02-06
Scaled TFET transistor formed using nanowire with surface termination
Grant 10,535,770 - Avci , et al. Ja
2020-01-14
Vertically Stacked Transistors In A Pin
App 20190326175 - Lilak; Aaron D. ;   et al.
2019-10-24
Metal Oxide Metal Field Effect Transistors (momfets)
App 20170358658 - RIOS; Rafael ;   et al.
2017-12-14
Scaled Tfet Transistor Formed Using Nanowire With Surface Termination
App 20170271501 - AVCI; Uygar E. ;   et al.
2017-09-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed