loadpatents
name:-0.01307201385498
name:-0.032124042510986
name:-0.00047206878662109
Weber; Frederick D. Patent Filings

Weber; Frederick D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Weber; Frederick D..The latest application filed is for "system including a host connected serially in a chain to one or more memory modules that include a cache".

Company Profile
0.28.7
  • Weber; Frederick D. - San Jose CA
  • Weber; Frederick D. - Cambridge MA
  • Weber; Frederick D - San Jose CA
  • Weber; Frederick D. - Concord MA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
System including a host connected to a plurality of memory modules via a serial memory interconnect
Grant 7,421,525 - Polzin , et al. September 2, 2
2008-09-02
External locking mechanism for personal computer memory locations
Grant 7,149,854 - Weber , et al. December 12, 2
2006-12-12
Computer system with processor cache that stores remote cache presence information
Grant 7,096,323 - Conway , et al. August 22, 2
2006-08-22
Secure booting of a personal computer system
Grant 7,007,300 - Weber , et al. February 28, 2
2006-02-28
Locking mechanism override and disable for personal computer ROM access protection
Grant 7,003,676 - Weber , et al. February 21, 2
2006-02-21
System including a host connected serially in a chain to one or more memory modules that include a cache
App 20050166006 - Talbot, Gerald R. ;   et al.
2005-07-28
Prefetch mechanism for use in a system including a host connected to a plurality of memory modules via a serial memory interconnect
App 20050071542 - Weber, Frederick D. ;   et al.
2005-03-31
System including a host connected to a plurality of memory modules via a serial memory interconnet
App 20040230718 - Polzin, R. Stephen ;   et al.
2004-11-18
Multiprocessor digital data processing system
Grant 6,694,412 - Frank , et al. February 17, 2
2004-02-17
External locking mechanism for personal computer memory locations
App 20030041248 - Weber, Frederick D. ;   et al.
2003-02-27
Flexible implementation of a system management mode (SMM) in a processor
Grant 6,453,278 - Favor , et al. September 17, 2
2002-09-17
Method and apparatus for rapid execution of FCOM and FSTSW
Grant 6,425,074 - Meier , et al. July 23, 2
2002-07-23
Multiprocessor digital data processing system
App 20020078310 - Frank, Steven J. ;   et al.
2002-06-20
Method and apparatus for rounding in a multiplier
Grant 6,397,238 - Oberman , et al. May 28, 2
2002-05-28
Method and apparatus for calculating a power of an operand
Grant 6,381,625 - Oberman , et al. April 30, 2
2002-04-30
Optimized allocation of multi-pipeline executable and specific pipeline executable instructions to execution pipelines based on criteria
Grant 6,370,637 - Meier , et al. April 9, 2
2002-04-09
Multiprocessor digital data processing system
Grant 6,330,649 - Frank , et al. December 11, 2
2001-12-11
System and method for conditional moving an operand from a source register to destination register
Grant 6,298,438 - Thayer , et al. October 2, 2
2001-10-02
Method and apparatus for rounding in a multiplier arithmetic
App 20010023425 - Oberman, Stuart ;   et al.
2001-09-20
Method and apparatus for multi-function arithmetic
App 20010010051 - Oberman, Stuart ;   et al.
2001-07-26
Method and apparatus for multi-function arithmetic
Grant 6,223,198 - Oberman , et al. April 24, 2
2001-04-24
Load and store instructions which perform unpacking and packing of data bits in separate vector and integer cache storage
Grant 6,173,366 - Thayer , et al. January 9, 2
2001-01-09
Decoding operands for multimedia applications instruction coded with less number of bits than combination of register slots and selectable specific values
Grant 6,154,831 - Thayer , et al. November 28, 2
2000-11-28
Microprocessor modified to perform inverse discrete cosine transform operations on a one-dimensional matrix of numbers within a minimal number of instructions
Grant 6,141,673 - Thayer , et al. October 31, 2
2000-10-31
Converting register data from a first format type to a second format type if a second type instruction consumes data produced by a first type instruction
Grant 6,105,129 - Meier , et al. August 15, 2
2000-08-15
Flexible implementation of a system management mode (SMM) in a processor
Grant 6,093,213 - Favor , et al. July 25, 2
2000-07-25
System and method for routing one operand to arithmetic logic units from fixed register slots and another operand from any register slot
Grant 6,009,505 - Thayer , et al. December 28, 1
1999-12-28
Multiprocessor digital data processing system/shared memory multiprocessor system and method of operation
Grant 5,960,461 - Frank , et al. September 28, 1
1999-09-28
System and method for conditionally moving an operand from a source register to a destination register
Grant 5,909,572 - Thayer , et al. June 1, 1
1999-06-01
System for inserting instructions into processor instruction stream in order to perform interrupt processing
Grant 5,822,578 - Frank , et al. October 13, 1
1998-10-13
Computer modified to perform inverse discrete cosine transform operations on a one-dimensional matrix of numbers within a minimal number of instruction cycles
Grant 5,801,975 - Thayer , et al. September 1, 1
1998-09-01
Shared memory multiprocessor system and method of operation thereof
Grant 5,297,265 - Frank , et al. March 22, 1
1994-03-22
Shared memory multiprocessor with data hiding and post-store
Grant 5,251,308 - October 5, 1
1993-10-05
Register bus multiprocessor system with shift
Grant 5,119,481 - Frank , et al. June 2, 1
1992-06-02
Multiprocessor digital data processing system
Grant 5,055,999 - Frank , et al. October 8, 1
1991-10-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed