WEBER; Cory

Patent Applications and Registrations

Patent applications and USPTO patent grants for WEBER; Cory.The latest application filed is for "fin doping and integrated circuit structures resulting therefrom".

Company Profile

1.8.12

WEBER; Cory - Hillsboro OR
WEBER; Cory - Portland OR
WEBER; Cory - Hilsboro OR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Fin Doping And Integrated Circuit Structures Resulting Therefrom App 20220310601 - LILAK; Aaron D. ; et al.	2022-09-29
Gate-all-around Integrated Circuit Structures Having Insulator Fin On Insulator Substrate App 20220246743 - LILAK; Aaron D. ; et al.	2022-08-04
Channel Structures For Thin-film Transistors App 20220238685 - SHARMA; Abhishek ; et al.	2022-07-28
Gate-all-around integrated circuit structures having insulator fin on insulator substrate Grant 11,342,432 - Lilak , et al. May 24, 2	2022-05-24
Channel structures for thin-film transistors Grant 11,335,789 - Sharma , et al. May 17, 2	2022-05-17
Forksheet Transistors With Dielectric Or Conductive Spine App 20220093647 - SUNG; Seung Hoon ; et al.	2022-03-24
Gate-all-around Integrated Circuit Structures Having Insulator Fin On Insulator Substrate App 20210305388 - LILAK; Aaron D. ; et al.	2021-09-30
Channel Structures For Thin-film Transistors App 20200098880 - SHARMA; Abhishek ; et al.	2020-03-26
Enhanced dislocation stress transistor Grant 9,076,814 - Weber , et al. July 7, 2	2015-07-07
Enhanced Dislocation Stress Transistor App 20140284626 - Weber; Cory ; et al.	2014-09-25
Enhanced dislocation stress transistor Grant 8,779,477 - Weber , et al. July 15, 2	2014-07-15
Methods of channel stress engineering and structures formed thereby Grant 8,716,806 - Golonzka , et al. May 6, 2	2014-05-06
Methods Of Channel Stress Engineering And Structures Formed Thereby App 20120211839 - Golonzka; Oleg ; et al.	2012-08-23
Methods of channel stress engineering and structures formed thereby Grant 8,193,049 - Golonzka , et al. June 5, 2	2012-06-05
Methods of channel stress engineering and structures formed thereby App 20100148270 - Golonzka; Oleg ; et al.	2010-06-17
Enhanced Dislocation Stress Transistor App 20100038685 - Weber; Cory ; et al.	2010-02-18
Raised Facet- And Non-facet 3d Source/drain Contacts In Mosfets App 20090315120 - Shifren; Lucian ; et al.	2009-12-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.