loadpatents
name:-0.0013689994812012
name:-0.01801609992981
name:-0.00052309036254883
Wanlass; Frank M. Patent Filings

Wanlass; Frank M.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wanlass; Frank M..The latest application filed is for "ultra short channel damascene mos transistors".

Company Profile
0.15.0
  • Wanlass; Frank M. - Santa Clara CA
  • Wanlass; Frank M. - Sunnyvale CA
  • Wanlass; Frank M. - Cupertino CA
  • Wanlass; Frank M. - Salt Lake City UT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Ultra short channel damascene MOS transistors
Grant 6,090,672 - Wanlass July 18, 2
2000-07-18
Method of making damascene completely self aligned ultra short channel MOS transistor
Grant 6,069,047 - Wanlass May 30, 2
2000-05-30
Damascene formation of borderless contact MOS transistors
Grant 6,015,727 - Wanlass January 18, 2
2000-01-18
Double damascene pattering of silcon-on-insulator transistors
Grant 5,970,367 - Wanlass October 19, 1
1999-10-19
Damascene pattering of SOI MOS transistors
Grant 5,891,763 - Wanlass April 6, 1
1999-04-06
Damascene method for source drain definition of silicon on insulator MOS transistors
Grant 5,882,958 - Wanlass March 16, 1
1999-03-16
Apparatus and method to prevent the disturbance of a quiescent output buffer caused by ground bounce or by power bounce induced by neighboring active output buffers
Grant 5,319,260 - Wanlass June 7, 1
1994-06-07
Very low voltage inter-chip CMOS logic signaling for large numbers of high-speed output lines each associated with large capacitive loads
Grant 5,311,083 - Wanlass May 10, 1
1994-05-10
Apparatus and method to prevent the unsettling of a quiescent, low output channel caused by ground bounce induced by neighboring output channels
Grant 5,168,176 - Wanlass December 1, 1
1992-12-01
Buffer circuit and integrated semiconductor circuit structure formed of bipolar and CMOS transistor elements
Grant 4,425,516 - Wanlass January 10, 1
1984-01-10
Electrically erasable programmable read only memory
Grant 4,375,087 - Wanlass February 22, 1
1983-02-22
Pseudostatic electronic memory
Grant 4,203,159 - Wanlass May 13, 1
1980-05-13
Integrated circuit SOS memory subsystem and method of making same
Grant 3,881,175 - Wanlass April 29, 1
1975-04-29
Multiple Phase Clock Generator Circuit
Grant 3,735,277 - Wanlass May 22, 1
1973-05-22
Synchronous Binary Counter
Grant 3,657,557 - Smith , et al. April 18, 1
1972-04-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed