Wang; Zhongjian

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wang; Zhongjian.The latest application filed is for "waterproof fingerprint recognition module and electronic device".

Company Profile

4.12.13

Wang; Zhongjian - Shanghai CN
Wang; Zhongjian - Shenzhen CN
Wang; Zhongjian - Futian CN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Fluorinated graphene passivated AlGaN/GaN-based HEMT device and manufacturing method Grant 10,770,556 - Cheng , et al. Sep	2020-09-08
Waterproof fingerprint recognition module and electronic device Grant 10,536,568 - Wang , et al. Ja	2020-01-14
Waterproof Fingerprint Recognition Module and Electronic Device App 20190166241 - Wang; Zhongjian ; et al.	2019-05-30
Fluorinated Graphene Passivated Algan/gan-based Hemt Device And Manufacturing Method App 20190035901 - CHENG; XINHONG ; et al.	2019-01-31
Packaging an arcuate planar lightwave circuit Grant 9,465,162 - Lin , et al. October 11, 2	2016-10-11
Packaging An Arcuate Planar Lightwave Circuit App 20160097899 - LIN; Qingjiu ; et al.	2016-04-07
Packaging an arcuate planar lightwave circuit Grant 9,213,138 - Lin , et al. December 15, 2	2015-12-15
Packaging An Arcuate Planar Lightwave Circuit App 20140294347 - LIN; Qingjiu ; et al.	2014-10-02
Small form factor variable optical attenuator with cladding mode suppressing fiber Grant 8,737,778 - Wang , et al. May 27, 2	2014-05-27
Small Form Factor Variable Optical Attenuator With Cladding Mode Suppressing Fiber App 20130163923 - Wang; Zhongjian ; et al.	2013-06-27
Manufacturing method of SOI high-voltage power device Grant 8,460,976 - Cheng , et al. June 11, 2	2013-06-11
Method for fabricating SOI high voltage power chip with trenches Grant 8,377,755 - Cheng , et al. February 19, 2	2013-02-19
Method of fabricating SOI super-junction LDMOS structure capable of completely eliminating substrate-assisted depletion effects Grant 8,354,330 - Cheng , et al. January 15, 2	2013-01-15
Method Of Depositing Gate Dielectric, Method Of Preparing Mis Capacitor, And Mis Capacitor App 20120273861 - Cheng; Xinhong ; et al.	2012-11-01
Method Of Fabricating Graphene-based Field Effect Transistor App 20120276718 - Cheng; Xinhong ; et al.	2012-11-01
Method Of Fabricating Soi Super-junction Ldmos Structure Capable Of Completely Eliminating Substrate-assisted Depletion Effects App 20120058608 - Cheng; Xinhong ; et al.	2012-03-08
Manufacturing Method Of Soi High-voltage Power Device App 20120021569 - Cheng; Xinhong ; et al.	2012-01-26
Method For Fabricating Soi High Voltage Power Chip With Trenches App 20120009740 - Cheng; Xinhong ; et al.	2012-01-12
Soi Cmos Device Having Vertical Gate Structure App 20110316073 - Cheng; Xinxong ; et al.	2011-12-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.