loadpatents
name:-0.013741970062256
name:-0.0092289447784424
name:-0.00045895576477051
Wang; Tse-Hsien Patent Filings

Wang; Tse-Hsien

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wang; Tse-Hsien.The latest application filed is for "microorganism-killing combination".

Company Profile
0.8.8
  • Wang; Tse-Hsien - Taipei TW
  • Wang; Tse-Hsien - Bade TW
  • Wang; Tse-Hsien - Pa-Te TW
  • Wang; Tse-Hsien - Taoyuan TW
  • Wang, Tse-Hsien - Bade City TW
  • Wang; Tse-Hsien - Taoyuan Hsien TW
  • Wang, Tse-Hsien - Pa-Te City TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Microorganism-killing Combination
App 20100129432 - Chen; Chin-Tin ;   et al.
2010-05-27
Physical layer apparatus compliant to serial and parallel ATA interfaces
Grant 7,159,055 - Chiang , et al. January 2, 2
2007-01-02
IDE control device suitable for supplying a plurality of requested clock signals to various hard discs
Grant 7,139,924 - Wang November 21, 2
2006-11-21
Serial ATA control circuit for automatically switching connection path
Grant 7,085,861 - Chiang , et al. August 1, 2
2006-08-01
Circuit and signal encoding method for reducing the number of serial ATA external PHY signals
Grant 7,020,834 - Chiang , et al. March 28, 2
2006-03-28
Conversion circuit for burst signals referencing to various clocks and method for the same
Grant 6,753,796 - Wang June 22, 2
2004-06-22
Serial ATA control circuit for automatically switching connection path
App 20040088441 - Chiang, Chinyi ;   et al.
2004-05-06
Physical layer apparatus compliant to serial and parallel ATA interfaces
App 20040044802 - Chiang, Chinyi ;   et al.
2004-03-04
Conversion circuit for burst signals referencing to various clocks and method for the same
App 20040032349 - Wang, Tse-Hsien
2004-02-19
PCI system controller capable of delayed transaction
Grant 6,694,400 - Lai , et al. February 17, 2
2004-02-17
Method for controlling a first-in-first-out array to facilitate data transmissions between a lower frequency domain and a higher frequency domain of a computer system
Grant 6,678,756 - Tseng , et al. January 13, 2
2004-01-13
IDE control device suitable for any clock frequency specification
App 20030149906 - Wang, Tse-Hsien
2003-08-07
Peripheral device of personal computer and method for initializing the same
App 20030093589 - Wu, Cheng-Yuan ;   et al.
2003-05-15
Circuit and signal encoding method for reducing the number of serial ATA external PHY signals
App 20030081743 - Chiang, Chin-Yi ;   et al.
2003-05-01
Delayed transaction method and device used in a PCI system
Grant 6,549,964 - Lai , et al. April 15, 2
2003-04-15
Delayed transaction method and device used in a PCI system
App 20030070018 - Lai, Jiin ;   et al.
2003-04-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed