loadpatents
name:-0.015516042709351
name:-0.0077199935913086
name:-0.0050919055938721
Wang; Ting-Hsiung Patent Filings

Wang; Ting-Hsiung

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wang; Ting-Hsiung.The latest application filed is for "method of detecting relations between pins of circuit and computer program product thereof".

Company Profile
3.6.6
  • Wang; Ting-Hsiung - Kaohsiung TW
  • WANG; TING-HSIUNG - Kaohsiung City TW
  • Wang; Ting-Hsiung - Hsinchu County TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method of detecting relations between pins of circuit and computer program product thereof
Grant 11,010,521 - Hsu , et al. May 18, 2
2021-05-18
Method of detecting relations between pins of circuit and computer program product thereof
App 20210012050 - HSU; CHIA-LING ;   et al.
2021-01-14
Simulation method for mixed-signal circuit system and related electronic device
Grant 10,521,529 - Chen , et al. Dec
2019-12-31
Computer program product for timing analysis of integrated circuit
Grant 9,858,382 - Chen , et al. January 2, 2
2018-01-02
Simulation Method For Mixed-signal Circuit System And Related Electronic Device
App 20170364619 - Chen; Ying-Chieh ;   et al.
2017-12-21
Computer Program Product For Timing Analysis Of Integrated Circuit
App 20160188782 - CHEN; Ying-Chieh ;   et al.
2016-06-30
Method for determining interface timing of integrated circuit automatically and related machine readable medium thereof
Grant 9,003,341 - Yu , et al. April 7, 2
2015-04-07
Timing Analysis Method For Non-standard Cell Circuit And Associated Machine Readable Medium
App 20150067623 - Chen; Ying-Chieh ;   et al.
2015-03-05
Method For Determining Interface Timing Of Integrated Circuit Automatically And Related Machine Readable Medium Thereof
App 20140223398 - Yu; Mei-Li ;   et al.
2014-08-07
Deadlock detection method and related machine readable medium
Grant 8,726,206 - Wang , et al. May 13, 2
2014-05-13
Method of generating integrated circuit model
Grant 8,713,497 - Lee , et al. April 29, 2
2014-04-29
Method of Generating Integrated Circuit Model
App 20130185683 - Lee; Meng-Jung ;   et al.
2013-07-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed