Wang; Sung-En

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wang; Sung-En.The latest application filed is for "word line leakage detection with common mode tracking".

Company Profile

6.20.21

Wang; Sung-En - Tainan TW
Wang; Sung-En - San Jose CA
WANG; SUNG-EN - TAINAN CITY TW
Wang; Sung-En - Irvine CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Bipolar plate intake structure of fuel cell having drainage channels Grant 10,720,653 - Hwang , et al.	2020-07-21
Bipolar plate structure having optimized gas flow channels Grant 10,644,330 - Hwang , et al.	2020-05-05
Memory control circuit with distributed architecture Grant 10,529,386 - Chang , et al. January 7, 2	2020-01-07
Bias control circuit with distributed architecture for memory cells Grant 10,424,358 - Sundaresan , et al. Sept	2019-09-24
Word Line Leakage Detection Using Source And Sink Currents App 20190006019 - Wang; Sung-En ; et al.	2019-01-03
Word Line Leakage Detection With Common Mode Tracking App 20190006020 - Sundaresan; Supraja ; et al.	2019-01-03
Memory Control Circuit With Distributed Architecture App 20180358057 - CHANG; Albert ; et al.	2018-12-13
Bias Control Circuit With Distributed Architecture For Memory Cells App 20180358069 - SUNDARESAN; Supraja ; et al.	2018-12-13
Bipolar Plate Intake Structure Of Fuel Cell Having Drainage Channels App 20180151893 - HWANG; JENN-JIANG ; et al.	2018-05-31
Bipolar Plate Structure Having Optimized Gas Flow Channels App 20180151892 - HWANG; JENN-JIANG ; et al.	2018-05-31
Charge pump based over-sampling with uniform step size for current detection Grant 9,698,676 - Huynh , et al. July 4, 2	2017-07-04
Charge pump strength calibration and screening in circuit design Grant 9,553,506 - Huynh , et al. January 24, 2	2017-01-24
Multi-clock generation through phase locked loop (PLL) reference Grant 9,514,831 - Huynh , et al. December 6, 2	2016-12-06
Single ended word line and bit line time constant measurement Grant 9,418,750 - Wang , et al. August 16, 2	2016-08-16
Self-adjusting regulation current for memory array source line Grant 9,368,224 - Wang , et al. June 14, 2	2016-06-14
Single Ended Word Line and Bit Line Time Constant Measurement App 20160078958 - Wang; Sung-En ; et al.	2016-03-17
Dynamic regulation of memory array source line Grant 9,177,663 - Huynh , et al. November 3, 2	2015-11-03
LDO/HDO architecture using supplementary current source to improve effective system bandwidth Grant 9,122,292 - Pan , et al. September 1, 2	2015-09-01
Self-Adjusting Regulation Current for Memory Array Source Line App 20150228351 - Wang; Sung-En ; et al.	2015-08-13
Multi-Clock Generation Through Phase Locked Loop (PLL) Reference App 20150214964 - Huynh; Jonathan ; et al.	2015-07-30
Amplitude modulation for pass gate to improve charge pump efficiency Grant 9,083,231 - Pan , et al. July 14, 2	2015-07-14
Amplitude Modulation for Pass Gate to Improve Charge Pump Efficiency App 20150091637 - Pan; Feng ; et al.	2015-04-02
Dynamic Regulation of Memory Array Source Line App 20150023100 - Huynh; Jonathan H. ; et al.	2015-01-22
Pre-charge circuit with reduced process dependence Grant 8,928,367 - Wang , et al. January 6, 2	2015-01-06
Charge cycling by equalizing and regulating the source, well, and bit line levels during write operations for NAND flash memory: program to verify transition Grant 8,842,471 - Nguyen , et al. September 23, 2	2014-09-23
Pre-Charge Circuit with Reduced Process Dependence App 20140240005 - Wang; Sung-En ; et al.	2014-08-28
Settling Time and Effective Band Width for Op-Amps Using Miller Capacitance Compensation App 20140159683 - Pan; Feng ; et al.	2014-06-12
LDO/HDO Architecture Using Supplementary Current Source to Improve Effective System Bandwidth App 20140159682 - Pan; Feng ; et al.	2014-06-12
Common line current for program level determination in flash memory Grant 8,730,724 - Kuo , et al. May 20, 2	2014-05-20
Voltage regulators with improved wake-up response Grant 8,710,914 - Guhados , et al. April 29, 2	2014-04-29
Common Line Current for Program Level Determination in Flash Memory App 20140043898 - Kuo; Tien-Chien ; et al.	2014-02-13
Charge Cycling By Equalizing and Regulating the Source, Well, and Bit Line Levels During Write Operations for NAND Flash Memory: Program to Verify Transition App 20130176776 - Nguyen; Hao Thai ; et al.	2013-07-11
Apparatus and method of impact emulation for video games Grant 8,202,162 - Wang , et al. June 19, 2	2012-06-19
Apparatus And Method Of Impact Emulation For Video Games App 20110287837 - Wang; Shyh-Jye ; et al.	2011-11-24
Apparatus and method of impact emulation for video games Grant 8,002,635 - Wang , et al. August 23, 2	2011-08-23
Apparatus and method of impact emulation for video games App 20090239652 - WANG; Shyh-Jye ; et al.	2009-09-24
Roadway shoulder rumble strips apparatus App 20040253053 - Wang, Shyh-Jye ; et al.	2004-12-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.