loadpatents
Patent applications and USPTO patent grants for Wang; Hung Cho.The latest application filed is for "magnetic tunnel junction structures and related methods".
Patent | Date |
---|---|
Techniques for MRAM top electrode via connection Grant 11,437,433 - Chen , et al. September 6, 2 | 2022-09-06 |
Magnetic Tunnel Junction Structures And Related Methods App 20220263013 - CHEN; Jun-Yao ;   et al. | 2022-08-18 |
Techniques For Mram Mtj Top Electrode Connection App 20220246843 - Chuang; Harry-Hak-Lay ;   et al. | 2022-08-04 |
Memory Device App 20220246838 - Chuang; Harry-Hak-Lay ;   et al. | 2022-08-04 |
Method For Mram Top Electrode Connection App 20220216268 - Chuang; Harry-Hak-Lay ;   et al. | 2022-07-07 |
Etch stop layer for memory device formation Grant 11,380,580 - Huang , et al. July 5, 2 | 2022-07-05 |
Magnetic tunnel junction structures and related methods Grant 11,355,696 - Chen , et al. June 7, 2 | 2022-06-07 |
Integrated Circuit And Fabrication Method Thereof App 20220157886 - CHUANG; Harry-Hak-Lay ;   et al. | 2022-05-19 |
Method for MRAM top electrode connection Grant 11,322,543 - Chuang , et al. May 3, 2 | 2022-05-03 |
Memory device Grant 11,316,096 - Chuang , et al. April 26, 2 | 2022-04-26 |
Mram Memory Cell Layout For Minimizing Bitcell Area App 20220123051 - CHUANG; Harry-Hak-Lay ;   et al. | 2022-04-21 |
Techniques For Mram Mtj Top Electrode To Via Interface App 20220093684 - Chuang; Harry-Hak-Lay ;   et al. | 2022-03-24 |
Method for manufacturing memory device having protection spacer Grant 11,283,009 - Chuang , et al. March 22, 2 | 2022-03-22 |
Magnetic random access memory device and formation method thereof Grant 11,264,561 - Ku , et al. March 1, 2 | 2022-03-01 |
MRAM memory cell layout for minimizing bitcell area Grant 11,244,983 - Chuang , et al. February 8, 2 | 2022-02-08 |
Semiconductor Device And Method For Fabricating The Same App 20220036932 - CHUANG; Harry-Hak-Lay ;   et al. | 2022-02-03 |
Semiconductor Device And Method For Fabricating The Same App 20220029093 - CHUANG; Harry-Hak-Lay ;   et al. | 2022-01-27 |
Memory Device And Fabrication Method Thereof App 20220020920 - CHEN; Jun-Yao ;   et al. | 2022-01-20 |
Magnetic random access memory device and formation method thereof Grant 11,217,627 - Chuang , et al. January 4, 2 | 2022-01-04 |
Magnetic Tunnel Junction Structures And Related Methods App 20210391530 - CHEN; Jun-Yao ;   et al. | 2021-12-16 |
Sidewall Spacer Structure For Memory Cell App 20210384413 - Chang; Yao-Wen ;   et al. | 2021-12-09 |
Method For Mram Top Electrode Connection App 20210375987 - Chuang; Harry-Hak-Lay ;   et al. | 2021-12-02 |
Techniques for MRAM MTJ top electrode to via interface Grant 11,189,659 - Chuang , et al. November 30, 2 | 2021-11-30 |
Integrated circuit and fabrication method thereof Grant 11,189,791 - Ku , et al. November 30, 2 | 2021-11-30 |
Techniques For Mram Mtj Top Electrode Connection App 20210351345 - Chuang; Harry-Hak-Lay ;   et al. | 2021-11-11 |
Semiconductor Structure And Manufacturing Method Of The Same App 20210313394 - KALNITSKY; ALEXANDER ;   et al. | 2021-10-07 |
Embedded Mram Fabrication Process For Ion Beam Etching With Protection By Top Electrode Spacer App 20210305496 - CHEN; Jun-Yao ;   et al. | 2021-09-30 |
Sidewall spacer structure for memory cell Grant 11,121,308 - Chang , et al. September 14, 2 | 2021-09-14 |
Via Landing Enhancement For Memory Device App 20210280773 - Liao; Chun-Heng ;   et al. | 2021-09-09 |
Magnetic Tunnel Junction Structures With Protection Outer Layers App 20210273156 - CHEN; Sheng-Chang ;   et al. | 2021-09-02 |
Semiconductor Structure And Manufacturing Method Of The Same App 20210249471 - CHUANG; HARRY-HAK-LAY ;   et al. | 2021-08-12 |
Techniques for MRAM MTJ top electrode connection Grant 11,075,335 - Chuang , et al. July 27, 2 | 2021-07-27 |
Embedded MRAM fabrication process for ion beam etching with protection by top electrode spacer Grant 11,063,208 - Chuang , et al. July 13, 2 | 2021-07-13 |
Semiconductor structure and manufacturing method of the same Grant 11,043,531 - Kalnitsky , et al. June 22, 2 | 2021-06-22 |
Manufacturing Techniques And Corresponding Devices For Magnetic Tunnel Junction Devices App 20210184110 - Chuang; Harry-Hak-Lay ;   et al. | 2021-06-17 |
Via landing enhancement for memory device Grant 11,031,543 - Liao , et al. June 8, 2 | 2021-06-08 |
Techniques for MRAM MTJ top electrode to metal layer interface including spacer Grant 11,005,032 - Chuang , et al. May 11, 2 | 2021-05-11 |
Etch Stop Layer For Memory Device Formation App 20210134668 - Huang; Sheng-Huang ;   et al. | 2021-05-06 |
Integrated Circuit And Fabrication Method Thereof App 20210135106 - KU; Ming-Che ;   et al. | 2021-05-06 |
Semiconductor structure and manufacturing method of the same Grant 10,998,377 - Chuang , et al. May 4, 2 | 2021-05-04 |
Sidewall Spacer Structure For Memory Cell App 20210111333 - Chang; Yao-Wen ;   et al. | 2021-04-15 |
Magnetic Random Access Memory Device And Formation Method Thereof App 20210098529 - CHUANG; Harry-Hak-Lay ;   et al. | 2021-04-01 |
Memory Device And Method For Manufacturing The Same App 20210098693 - CHUANG; Harry-Hak-Lay ;   et al. | 2021-04-01 |
Multilayered spacer structure for a magnetic tunneling junction and method of manufacturing Grant 10,957,847 - Chuang , et al. March 23, 2 | 2021-03-23 |
Manufacturing techniques and corresponding devices for magnetic tunnel junction devices Grant 10,937,957 - Chuang , et al. March 2, 2 | 2021-03-02 |
Magnetic Random Access Memory Device And Formation Method Thereof App 20210057639 - KU; Ming-Che ;   et al. | 2021-02-25 |
Memory Cell With Top Electrode Via App 20210028350 - Ku; Ming-Che ;   et al. | 2021-01-28 |
Embedded Mram Fabrication Process For Ion Beam Etching With Protection By Top Electrode Spacer App 20200411751 - CHUANG; Harry-Hak-Lay ;   et al. | 2020-12-31 |
Mram Memory Cell Layout For Minimizing Bitcell Area App 20200411590 - CHUANG; Harry-Hak-Lay ;   et al. | 2020-12-31 |
Memory Cell With Top Electrode Via App 20200403146 - Ku; Ming-Che ;   et al. | 2020-12-24 |
Techniques For Mram Top Electrode Via Connection App 20200350365 - Chen; Sheng-Chang ;   et al. | 2020-11-05 |
Techniques For Mram Top Electrode Via Connection App 20200350366 - Chen; Sheng-Chang ;   et al. | 2020-11-05 |
Techniques for MRAM MTJ top electrode to metal layer interface including spacer Grant 10,797,230 - Chuang , et al. October 6, 2 | 2020-10-06 |
Memory cell with top electrode via Grant 10,790,439 - Ku , et al. September 29, 2 | 2020-09-29 |
Memory Device App 20200303629 - Chuang; Harry-Hak-Lay ;   et al. | 2020-09-24 |
Semiconductor Structure And Manufacturing Method Of The Same App 20200286952 - CHUANG; HARRY-HAK-LAY ;   et al. | 2020-09-10 |
Semiconductor structure and manufacturing method of the same Grant 10,727,272 - Chuang , et al. | 2020-07-28 |
Techniques for MRAM top electrode via connection Grant 10,727,274 - Chen , et al. | 2020-07-28 |
Memory device Grant 10,686,125 - Chuang , et al. | 2020-06-16 |
Semiconductor structure and method of forming the same Grant 10,636,961 - Chuang , et al. | 2020-04-28 |
Techniques For Mram Top Electrode Via Connection App 20200127047 - Chen; Sheng-Chang ;   et al. | 2020-04-23 |
Via Landing Enhancement For Memory Device App 20200127189 - Liao; Chun-Heng ;   et al. | 2020-04-23 |
Techniques For Mram Mtj Top Electrode To Metal Layer Interface Including Spacer App 20200119258 - Chuang; Harry-Hak-Lay ;   et al. | 2020-04-16 |
Techniques For Mram Mtj Top Electrode Connection App 20200098982 - Chuang; Harry-Hak-Lay ;   et al. | 2020-03-26 |
Semiconductor Structure And Manufacturing Method Of The Same App 20200091230 - KALNITSKY; ALEXANDER ;   et al. | 2020-03-19 |
Techniques For Mram Mtj Top Electrode To Via Interface App 20200075669 - Chuang; Harry-Hak-Lay ;   et al. | 2020-03-05 |
Memory Cell With Top Electrode Via App 20200035908 - Ku; Ming-Che ;   et al. | 2020-01-30 |
Manufacturing Techniques And Corresponding Devices For Magnetic Tunnel Junction Devices App 20200028072 - Chuang; Harry-Hak-Lay ;   et al. | 2020-01-23 |
Techniques For Mram Mtj Top Electrode To Metal Layer Interface Including Spacer App 20200020848 - Chuang; Harry-Hak-Lay ;   et al. | 2020-01-16 |
Techniques for MRAM MTJ top electrode to metal layer interface including spacer Grant 10,522,740 - Chuang , et al. Dec | 2019-12-31 |
Semiconductor structure and manufacturing method of the same Grant 10,504,958 - Kalnitsky , et al. Dec | 2019-12-10 |
Techniques For Mram Mtj Top Electrode To Metal Layer Interface Including Spacer App 20190371996 - Chuang; Harry-Hak-Lay ;   et al. | 2019-12-05 |
Manufacturing techniques and corresponding devices for magnetic tunnel junction devices Grant 10,497,861 - Chuang , et al. De | 2019-12-03 |
Semiconductor Structure And Method For Manufacturing The Same App 20190245139 - CHUANG; HARRY-HAK-LAY ;   et al. | 2019-08-08 |
Semiconductor Structure And Manufacturing Method Of The Same App 20190165041 - CHUANG; HARRY-HAK-LAY ;   et al. | 2019-05-30 |
Semiconductor Structure And Manufacturing Method Of The Same App 20190140018 - KALNITSKY; ALEXANDER ;   et al. | 2019-05-09 |
Memory Device App 20190123264 - Chuang; Harry-Hak-Lay ;   et al. | 2019-04-25 |
Multilayered spacer structure for a magnetic tunneling junction and method of manufacturing Grant 10,270,026 - Chuang , et al. | 2019-04-23 |
Memory device having a single bottom electrode layer Grant 10,164,169 - Chuang , et al. Dec | 2018-12-25 |
Structure and formation method of integrated circuit structure Grant 10,134,807 - Chuang , et al. November 20, 2 | 2018-11-20 |
Method for manufacturing mixed-dimension and void-free MRAM structure Grant 10,109,790 - Chuang , et al. October 23, 2 | 2018-10-23 |
Semiconductor Structure And Method For Manufacturing The Same App 20180248112 - CHUANG; HARRY-HAK-LAY ;   et al. | 2018-08-30 |
MRAM device and method for fabricating the same Grant 10,038,137 - Chuang , et al. July 31, 2 | 2018-07-31 |
Structure And Formation Method Of Integrated Circuit Structure App 20180166501 - CHUANG; Harry-Hak-Lay ;   et al. | 2018-06-14 |
Semiconductor Structure And Method Of Forming The Same App 20180108832 - CHUANG; HARRY-HAK-LAY ;   et al. | 2018-04-19 |
Mram Device And Method For Fabricating The Same App 20180097175 - CHUANG; Harry-Hak-Lay ;   et al. | 2018-04-05 |
Memory Device Having A Single Bottom Electrode Layer App 20180097173 - Chuang; Harry-Hak-Lay ;   et al. | 2018-04-05 |
Semiconductor structure and method of forming the same Grant 9,842,986 - Chuang , et al. December 12, 2 | 2017-12-12 |
Method For Manufacturing Semiconductor Structure App 20170352804 - CHUANG; HARRY-HAK-LAY ;   et al. | 2017-12-07 |
Method For Manufacturing Mixed-dimension And Void-free Mram Structure App 20170301856 - CHUANG; HARRY-HAK-LAY ;   et al. | 2017-10-19 |
Method for manufacturing mixed-dimension and void-free MRAM structure Grant 9,780,301 - Chuang , et al. October 3, 2 | 2017-10-03 |
Manufacturing Techniques And Corresponding Devices For Magnetic Tunnel Junction Devices App 20170256704 - Chuang; Harry-Hak-Lay ;   et al. | 2017-09-07 |
Semiconductor Structure And Method Of Forming The Same App 20170170386 - CHUANG; HARRY-HAK-LAY ;   et al. | 2017-06-15 |
Manufacturing techniques and corresponding devices for magnetic tunnel junction devices Grant 9,666,790 - Chuang , et al. May 30, 2 | 2017-05-30 |
Manufacturing Techniques And Corresponding Devices For Magnetic Tunnel Junction Devices App 20170018704 - Chuang; Harry-Hak-Lay ;   et al. | 2017-01-19 |
Semiconductor device with self-aligned interconnects Grant 8,906,767 - Chih , et al. December 9, 2 | 2014-12-09 |
Semiconductor Device With Self-aligned Interconnects App 20140094009 - Chih; Yue-Der ;   et al. | 2014-04-03 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.