loadpatents
name:-0.011373996734619
name:-0.010159969329834
name:-0.00041723251342773
Wang; Hsin-Shih Patent Filings

Wang; Hsin-Shih

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wang; Hsin-Shih.The latest application filed is for "power supply architecture for structural asic".

Company Profile
0.7.9
  • Wang; Hsin-Shih - Fremont CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Power supply architecture for structural ASIC
Grant 8,068,349 - Wu , et al. November 29, 2
2011-11-29
System in package (SIP) integrated circuit and packaging method thereof
Grant 7,615,412 - Wang November 10, 2
2009-11-10
Power Supply Architecture For Structural Asic
App 20090251872 - Wu; Chang-Yu ;   et al.
2009-10-08
Structured Asic Layout Architecture Having Tunnel Wires
App 20080116932 - WU; CHANG-YU ;   et al.
2008-05-22
System In Package (sip) Integrated Circuit And Packaging Method Thereof
App 20080067674 - Wang; Hsin-Shih
2008-03-20
Flip-flop Having Improved Set-up Time And Method Used With
App 20080024184 - Wang; Hsin-Shih
2008-01-31
Input and output circuit of an integrated circuit chip
Grant 7,291,930 - Wang , et al. November 6, 2
2007-11-06
Method for programming a routing layout design through one via layer
Grant 7,287,320 - Wang , et al. October 30, 2
2007-10-30
Method of fabricating and integrated circuit through utilizing metal layers to program randomly positioned basic units
Grant 7,185,307 - Wang February 27, 2
2007-02-27
Input And Output Circuit Of An Integrated Circuit Chip
App 20060187601 - Wang; Hsin-Shih ;   et al.
2006-08-24
Method Of Fabricating An Integrated Circuit Through Utilizing Metal Layers To Program Randomly Positioned Basic Units
App 20050186714 - Wang, Hsin-Shih
2005-08-25
Metal programmable integrated circuit capable of utilizing a plurality of clock sources and capable of eliminating clock skew
Grant 6,902,957 - Wang , et al. June 7, 2
2005-06-07
Method For Programming A Routing Layout Design Through One Via Layer
App 20050055828 - Wang, Hsin-Shih ;   et al.
2005-03-17
Integrated content addressable memory architecture
Grant 6,819,579 - Liu , et al. November 16, 2
2004-11-16
Metal Programmable Integrated Circuit Capable Of Utilizing A Plurality Of Clock Sources And Capable Of Eliminating Clock Skew
App 20040224443 - Wang, Hsin-Shih ;   et al.
2004-11-11
Integrated Content Addressable Memory Architecture
App 20040213027 - Liu, Kwo-Jen ;   et al.
2004-10-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed