loadpatents
Patent applications and USPTO patent grants for Wang; Choon Huey.The latest application filed is for "semiconductor package and method for fabricating a semiconductor package".
Patent | Date |
---|---|
Semiconductor package and method for fabricating a semiconductor package Grant 10,490,470 - Chong , et al. Nov | 2019-11-26 |
Method and apparatus for simultaneously encapsulating semiconductor dies with layered lead frame strips Grant 10,099,411 - Wang , et al. October 16, 2 | 2018-10-16 |
Semiconductor package and method for fabricating a semiconductor package App 20180174935 - CHONG; Hock Heng ;   et al. | 2018-06-21 |
Method and Apparatus for Simultaneously Encapsulating Semiconductor Dies with Layered Lead Frame Strips App 20160339616 - Wang; Choon Huey ;   et al. | 2016-11-24 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.