Wang; Bryan J.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wang; Bryan J..The latest application filed is for "electrically isolated gate contact in finfet technology for camouflaging integrated circuits from reverse engineering".

Company Profile

8.14.16

Wang; Bryan J. - South Lake Tahoe CA
Wang; Bryan J. - S. Lake Tahoe CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Physically unclonable camouflage structure and methods for fabricating same Grant 11,264,990 - Cocchi , et al. March 1, 2	2022-03-01
Secure logic locking and configuration with camouflaged programmable micro netlists Grant 11,163,930 - Chow , et al. November 2, 2	2021-11-02
Always-on Finfet With Camouflaged Punch Stop Implants For Protecting Integrated Circuits From Reverse Engineering App 20210249364 - Chow; Lap Wai ; et al.	2021-08-12
Electrically Isolated Gate Contact In Finfet Technology For Camouflaging Integrated Circuits From Reverse Engineering App 20210249363 - Chow; Lap Wai ; et al.	2021-08-12
Camouflaged FinFET and method for producing same Grant 10,923,596 - Chow , et al. February 16, 2	2021-02-16
Secure Logic Locking And Configuration With Camouflaged Programmable Micro Netlists App 20210004515 - Chow; Lap Wai ; et al.	2021-01-07
Method and apparatus for camouflaging an integrated circuit using virtual camouflage cells Grant 10,817,638 - Wang , et al. October 27, 2	2020-10-27
Method And Apparatus For Camouflaging An Integrated Circuit Using Virtual Camouflage Cells App 20200311222 - Wang; Bryan J. ; et al.	2020-10-01
Physically Unclonable Camouflage Structure And Methods For Fabricating Same App 20200295763 - Cocchi; Ronald P. ; et al.	2020-09-17
Camouflaged Finfet And Method For Producing Same App 20200287040 - Chow; Lap Wai ; et al.	2020-09-10
Obfuscated Shift Registers For Integrated Circuits App 20200285719 - Wang; Bryan J. ; et al.	2020-09-10
Secure logic locking and configuration with camouflaged programmable micro netlists Grant 10,691,860 - Chow , et al.	2020-06-23
Physically unclonable camouflage structure and methods for fabricating same Grant 10,574,237 - Cocchi , et al. Feb	2020-02-25
Method And Apparatus For Obfuscating An Integrated Circuit With Camouflaged Gates And Logic Encryption App 20190258766 - Wang; Bryan J. ; et al.	2019-08-22
Secure Logic Locking And Configuration With Camouflaged Programmable Micro Netlists App 20180341737 - Chow; Lap Wai ; et al.	2018-11-29
Physically Unclonable Camouflage Structure And Methods For Fabricating Same App 20170359071 - Cocchi; Ronald P. ; et al.	2017-12-14
Physically unclonable camouflage structure and methods for fabricating same Grant 9,735,781 - Cocchi , et al. August 15, 2	2017-08-15
Physically Unclonable Camouflage Structure And Methods For Fabricating Same App 20160197616 - Cocchi; Ronald P. ; et al.	2016-07-07
Method and apparatus for camouflaging a standard cell based integrated circuit Grant 9,355,199 - Chow , et al. May 31, 2	2016-05-31
Method and apparatus for camouflaging a standard cell based integrated circuit with micro circuits and post processing Grant 8,510,700 - Cocchi , et al. August 13, 2	2013-08-13
Method And Apparatus For Camouflaging A Standard Cell Based Integrated Circuit App 20130191803 - Chow; Lap Wai ; et al.	2013-07-25
Method and apparatus for camouflaging a standard cell based integrated circuit Grant 8,418,091 - Chow , et al. April 9, 2	2013-04-09
Method And Apparatus For Camouflaging A Standard Cell Based Integrated Circuit With Micro Circuits And Post Processing App 20120139582 - Cocchi; Ronald P. ; et al.	2012-06-07
Camouflaging a standard cell based integrated circuit Grant 8,151,235 - Chow , et al. April 3, 2	2012-04-03
Building block for a secure CMOS logic cell library Grant 8,111,089 - Cocchi , et al. February 7, 2	2012-02-07
Building Block For A Secure Cmos Logic Cell Library App 20100301903 - Cocchi; Ronald P. ; et al.	2010-12-02
Method and apparatus for camouflaging a printed circuit board App 20100213974 - Chow; Lap Wai ; et al.	2010-08-26
Method And Apparatus For Camouflaging A Standard Cell Based Integrated Circuit App 20100218158 - Chow; Lap Wai ; et al.	2010-08-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.