loadpatents
name:-0.0033199787139893
name:-0.027194023132324
name:-0.0017988681793213
Wan; Ray-Lin Patent Filings

Wan; Ray-Lin

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wan; Ray-Lin.The latest application filed is for "four-phase charge pump with lower peak current".

Company Profile
0.20.2
  • Wan; Ray-Lin - Fremont CA
  • Wan; Ray-Lin - Milpitas CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Four-phase charge pump with lower peak current
Grant 6,573,780 - Lin , et al. June 3, 2
2003-06-03
Four-phase Charge Pump With Lower Peak Current
App 20030006824 - LIN, YU SHEN ;   et al.
2003-01-09
Method and integrated circuit for bit line soft programming (BLISP)
Grant 6,496,417 - Shiau , et al. December 17, 2
2002-12-17
Word Line Boost Circuit
App 20010046161 - LIN, YU SHEN ;   et al.
2001-11-29
Memory cell sense amplifier
Grant 6,219,290 - Chang , et al. April 17, 2
2001-04-17
Parallel read and verify for floating gate memory device
Grant 6,147,910 - Hsu , et al. November 14, 2
2000-11-14
Enhanced word line driver to reduce gate capacitance for low voltage applications
Grant 6,104,665 - Hung , et al. August 15, 2
2000-08-15
Power on reset circuit
Grant 6,084,446 - Chen , et al. July 4, 2
2000-07-04
Triple well floating gate memory and operating method with isolated channel program, preprogram and erase processes
Grant 5,998,826 - Hung , et al. December 7, 1
1999-12-07
Fowler-Nordheim (F-N) tunneling for pre-programming in a floating gate memory device
Grant 5,963,476 - Hung , et al. October 5, 1
1999-10-05
Address transition detection circuit for a semiconductor memory capable of detecting narrowly spaced address changes
Grant 5,875,152 - Liu , et al. February 23, 1
1999-02-23
Page mode program, program verify, read and erase verify for floating gate memory device with low current page buffer
Grant 5,835,414 - Hung , et al. November 10, 1
1998-11-10
Block-level wordline enablement to reduce negative wordline stress
Grant 5,818,764 - Yiu , et al. October 6, 1
1998-10-06
Flash memory device with multiple checkpoint erase suspend logic
Grant 5,805,501 - Shiau , et al. September 8, 1
1998-09-08
Floating gate memory device and method for terminating a program load cycle upon detecting a predetermined address/data pattern
Grant 5,778,440 - Yiu , et al. July 7, 1
1998-07-07
Page mode floating gate memory device storing multiple bits per cell
Grant 5,754,469 - Hung , et al. May 19, 1
1998-05-19
Automatic programming algorithm for page mode flash memory with variable programming pulse height and pulse width
Grant 5,751,637 - Chen , et al. May 12, 1
1998-05-12
Method and system for soft programming algorithm
Grant 5,745,410 - Yiu , et al. April 28, 1
1998-04-28
Flash memory erase with controlled band-to-band tunneling current
Grant 5,699,298 - Shiau , et al. December 16, 1
1997-12-16
Technique for reconfiguring a high density memory
Grant 5,691,945 - Liou , et al. November 25, 1
1997-11-25
Decoded wordline driver with positive and negative voltage modes
Grant 5,668,758 - Yiu , et al. September 16, 1
1997-09-16
Look-ahead asynchronous register set/reset in programmable logic device
Grant 5,280,203 - Hung , et al. January 18, 1
1994-01-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2025 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed