Walsh; James L.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Walsh; James L..The latest application filed is for "method of preparing and sterilizing an instrument containing package and apparatus".

Company Profile

0.15.1

Walsh; James L. - Perth ON CA
Walsh; James L. - Hyde Park NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of preparing and sterilizing an instrument containing package and apparatus Grant 7,074,362 - Walsh July 11, 2	2006-07-11
Method of preparing and sterilizing an instrument containing package and apparatus App 20030185703 - Walsh, James L.	2003-10-02
High density memory cell Grant 4,427,989 - Anantha , et al. January 24, 1	1984-01-24
Method of planarizing silicon dioxide in semiconductor devices Grant 4,389,281 - Anantha , et al. June 21, 1	1983-06-21
Complementary transistor inverting emitter follower circuit Grant 4,287,435 - Cavaliere , et al. September 1, 1	1981-09-01
Push pull switch utilizing two current switch circuits Grant 4,286,179 - Konian , et al. August 25, 1	1981-08-25
Selective epitaxy method for making filamentary pedestal transistor Grant 4,252,581 - Anantha , et al. February 24, 1	1981-02-24
Self aligned method for making bipolar transistor having minimum base to emitter contact spacing Grant 4,252,582 - Anantha , et al. February 24, 1	1981-02-24
High performance bipolar device and method for making same Grant 4,236,294 - Anantha , et al. December 2, 1	1980-12-02
Integrated circuit interconnection structure having precision terminating resistors Grant 4,228,369 - Anantha , et al. October 14, 1	1980-10-14
Method for fabricating vertical NPN and PNP structures and the resulting product Grant 4,214,315 - Anantha , et al. July 22, 1	1980-07-22
High performance bipolar device and method for making same Grant 4,160,991 - Anantha , et al. July 10, 1	1979-07-10
Method for fabrication vertical NPN and PNP structures utilizing ion-implantation Grant 4,159,915 - Anantha , et al. July 3, 1	1979-07-03
Interchanger 1 Circuits Grant 3,660,677 - Maley , et al. May 2, 1	1972-05-02
Basic Ternary Logic Circuits Grant 3,660,678 - Maley , et al. May 2, 1	1972-05-02
Ternary Read-only Memory Grant 3,656,117 - Maley , et al. April 11, 1	1972-04-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.