| Patent | Date |
|---|
Microprocessor Architecture Having Alternative Memory Access Paths
App 20210365381 - Wallach; Steven J. ; et al. | 2021-11-25 |
Microprocessor architecture having alternative memory access paths
Grant 11,106,592 - Wallach , et al. August 31, 2 | 2021-08-31 |
Microprocessor Architecture Having Alternative Memory Access Paths
App 20170249253 - Wallach; Steven J. ; et al. | 2017-08-31 |
Microprocessor architecture having alternative memory access paths
Grant 9,710,384 - Wallach , et al. July 18, 2 | 2017-07-18 |
Compiler for generating an executable comprising instructions for a plurality of different instruction sets
Grant 8,561,037 - Wallach , et al. October 15, 2 | 2013-10-15 |
System and method for router data aggregation and delivery
Grant 8,279,879 - Brewer , et al. October 2, 2 | 2012-10-02 |
Dynamically configured coprocessor for different extended instruction set personality specific to application program with shared memory storing instructions invisibly dispatched from host processor
Grant 8,205,066 - Brewer , et al. June 19, 2 | 2012-06-19 |
Multi-processor system having at least one processor that comprises a dynamically reconfigurable instruction set
Grant 8,156,307 - Wallach , et al. April 10, 2 | 2012-04-10 |
Dispatch mechanism for dispatching instructions from a host processor to a co-processor
Grant 8,122,229 - Wallach , et al. February 21, 2 | 2012-02-21 |
Dynamically-selectable Vector Register Partitioning
App 20100115233 - Brewer; Tony ; et al. | 2010-05-06 |
Co-processor Infrastructure Supporting Dynamically-modifiable Personalities
App 20100115237 - Brewer; Tony ; et al. | 2010-05-06 |
System and method for router data aggregation and delivery
Grant 7,613,183 - Brewer , et al. November 3, 2 | 2009-11-03 |
Microprocessor Architecture Having Alternative Memory Access Paths
App 20090177843 - Wallach; Steven J. ; et al. | 2009-07-09 |
Dispatch Mechanism For Dispatching Insturctions From A Host Processor To A Co-processor
App 20090070553 - Wallach; Steven J. ; et al. | 2009-03-12 |
Compiler For Generating An Executable Comprising Instructions For A Plurality Of Different Instruction Sets
App 20090064095 - Wallach; Steven J. ; et al. | 2009-03-05 |
Multi-processor System Having At Least One Processor That Comprises A Dynamically Reconfigurable Instruction Set
App 20090055596 - Wallach; Steven J. ; et al. | 2009-02-26 |
Cache store bypass for computer
Grant 4,942,518 - Weatherford , et al. July 17, 1 | 1990-07-17 |
Hierarchical memory system with logical cache, physical cache, and address translation unit for generating a sequence of physical addresses
Grant 4,926,317 - Wallach , et al. May 15, 1 | 1990-05-15 |
Universal addressing system for a digital data processing system
Grant 4,821,184 - Clancy , et al. April 11, 1 | 1989-04-11 |
Digital computer system incorporating object-based addressing and access control and tables defining derivation of addresses of data from operands in instructions
Grant 4,731,734 - Gruner , et al. March 15, 1 | 1988-03-15 |
Digital data processing system having a uniquely organized memory system using object-based addressing and in which operand data is identified by names accessed by name tables
Grant 4,675,810 - Gruner , et al. June 23, 1 | 1987-06-23 |
Digital data processing system employing an object-based addressing system with a single object table
Grant 4,660,142 - Clancy , et al. April 21, 1 | 1987-04-21 |
Digital data processing system having a uniquely organized memory system and means for storing and accessing information therein
Grant 4,656,579 - Bachman , et al. April 7, 1 | 1987-04-07 |
Physical cache unit for computer
Grant 4,646,233 - Weatherford , et al. February 24, 1 | 1987-02-24 |
Computer system
Grant 4,620,275 - Wallach , et al. October 28, 1 | 1986-10-28 |
Digital data processing system incorporating object-based addressing and capable of executing instructions belonging to several instruction sets
Grant 4,575,797 - Gruner , et al. March 11, 1 | 1986-03-11 |
Digital data processing system having dual-purpose scratchpad and address translation memory
Grant 4,569,018 - Hummel , et al. February 4, 1 | 1986-02-04 |
Access control system for use in a digital computer system with object-based addressing and call and return operations
Grant 4,545,012 - Clancy , et al. October 1, 1 | 1985-10-01 |
Data processing system having a memory using object-based information and a protection scheme for determining access rights to such information
Grant 4,525,780 - Bratt , et al. June 25, 1 | 1985-06-25 |
Digital computer system including apparatus for resolving names representing data items and capable of executing instructions belonging to general instruction sets
Grant 4,514,800 - Gruner , et al. April 30, 1 | 1985-04-30 |
Digital computer system having descriptors for variable length addressing for a plurality of instruction dialects
Grant 4,499,535 - Bachman , et al. February 12, 1 | 1985-02-12 |
Data processing system using object-based information and a protection scheme for determining access rights to such information and using multilevel microcode techniques
Grant 4,498,132 - Ahlstrom , et al. February 5, 1 | 1985-02-05 |
Data processing system having addressing mechanisms for processing object-based information and a protection scheme for determining access rights to such information
Grant 4,498,131 - Bratt , et al. February 5, 1 | 1985-02-05 |
Digital data processing system having unique addressing means and means for identifying and accessing operands
Grant 4,493,023 - Gavrin , et al. January 8, 1 | 1985-01-08 |
Digital data processing system using unique ALU register files and micro-instruction stacks
Grant 4,480,306 - Bachman , et al. October 30, 1 | 1984-10-30 |
Digital data processing system having addressing means for translating operands into descriptors identifying data, plural multilevel microcode control means, and ability to execute a plurality of internal language dialects
Grant 4,455,604 - Ahlstrom , et al. June 19, 1 | 1984-06-19 |
Digital data processing system utilizing a unique arithmetic logic unit for handling uniquely identifiable addresses for operands and instructions
Grant 4,445,177 - Bratt , et al. April 24, 1 | 1984-04-24 |
Microprogram controlled digital computer
Grant 4,075,687 - Nissen , et al. February 21, 1 | 1978-02-21 |
Format insensitive digital computer
Grant 3,930,232 - Wallach , et al. December 30, 1 | 1975-12-30 |
Virtual addressing method and apparatus
Grant 3,909,798 - Wallach , et al. September 30, 1 | 1975-09-30 |
| 