loadpatents
Patent applications and USPTO patent grants for Wallace, Jr.; Douglas Elmer.The latest application filed is for "computer system and printed circuit board manufactured in accordance with a quasi-monte carlo simulation technique for multi-dimensional spaces".
Patent | Date |
---|---|
Computer system and printed circuit board manufactured in accordance with a quasi-Monte Carlo simulation technique for multi-dimensional spaces Grant 6,968,300 - Wallace, Jr. November 22, 2 | 2005-11-22 |
Printed circuit suppression of high-frequency spurious signals Grant 6,933,800 - Wallace, Jr. , et al. August 23, 2 | 2005-08-23 |
Ground bounce detection circuit for use in data error reduction Grant 6,806,729 - Wallace, Jr. , et al. October 19, 2 | 2004-10-19 |
Ground bounce reduction technique using phased outputs and package de-skewing for synchronous buses Grant 6,356,100 - Wallace, Jr. , et al. March 12, 2 | 2002-03-12 |
Controlled impedance bus and method for a computer system Grant 6,236,572 - Teshome , et al. May 22, 2 | 2001-05-22 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.