loadpatents
name:-0.034426927566528
name:-0.032975912094116
name:-0.0078399181365967
Wait; Charles D. Patent Filings

Wait; Charles D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wait; Charles D..The latest application filed is for "power optimized prefetching in set-associative translation lookaside buffer structure".

Company Profile
7.37.35
  • Wait; Charles D. - Byron MN
  • Wait; Charles D. - Rochester MN
  • Wait; Charles D - Byron MN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Power Optimized Prefetching In Set-associative Translation Lookaside Buffer Structure
App 20220309000 - Campbell; David ;   et al.
2022-09-29
Unified Translation Miss Queue For Multiple Address Translation Modes
App 20220292028 - Wait; Charles D. ;   et al.
2022-09-15
Determining page size via page table cache
Grant 11,422,947 - Campbell , et al. August 23, 2
2022-08-23
Determining Page Size Via Page Table Cache
App 20220050792 - Campbell; David ;   et al.
2022-02-17
Promotion of ERAT cache entries
Grant 11,221,957 - Blaner , et al. January 11, 2
2022-01-11
Reducing translation latency within a memory management unit using external caching structures
Grant 10,671,537 - Guthrie , et al.
2020-06-02
Reducing translation latency within a memory management unit using external caching structures
Grant 10,649,902 - Guthrie , et al.
2020-05-12
Promotion Of Erat Cache Entries
App 20200073817 - Blaner; Bartholomew ;   et al.
2020-03-05
Ensuring forward progress for nested translations in a memory management unit
Grant 10,380,031 - Guthrie , et al. A
2019-08-13
Ensuring forward progress for nested translations in a memory management unit
Grant 10,318,435 - Guthrie , et al.
2019-06-11
Instruction predication using instruction address pattern matching
Grant 10,261,793 - Hickey , et al.
2019-04-16
Ensuring Forward Progress For Nested Translations In A Memory Management Unit
App 20190065398 - GUTHRIE; GUY L. ;   et al.
2019-02-28
Ensuring Forward Progress For Nested Translations In A Memory Management Unit
App 20190065399 - GUTHRIE; GUY L. ;   et al.
2019-02-28
Reducing Translation Latency Within A Memory Management Unit Using External Caching Structures
App 20190065380 - GUTHRIE; GUY L. ;   et al.
2019-02-28
Reducing Translation Latency Within A Memory Management Unit Using External Caching Structures
App 20190065379 - GUTHRIE; GUY L. ;   et al.
2019-02-28
Maintaining Agent Inclusivity Within A Distributed Mmu
App 20180300256 - BLANER; BARTHOLOMEW ;   et al.
2018-10-18
Maintaining Agent Inclusivity Within A Distributed Mmu
App 20180300255 - BLANER; BARTHOLOMEW ;   et al.
2018-10-18
Branch prediction with power usage prediction and control
Grant 10,067,556 - Hickey , et al. September 4, 2
2018-09-04
Branch prediction with power usage prediction and control
Grant 10,042,417 - Hickey , et al. August 7, 2
2018-08-07
Multi-petascale highly efficient parallel supercomputer
Grant 9,971,713 - Asaad , et al. May 15, 2
2018-05-15
Branch Prediction With Power Usage Prediction And Control
App 20160313788 - Hickey; Mark J. ;   et al.
2016-10-27
Branch prediction with power usage prediction and control
Grant 9,395,804 - Hickey , et al. July 19, 2
2016-07-19
Multi-petascale Highly Efficient Parallel Supercomputer
App 20160011996 - Asaad; Sameh ;   et al.
2016-01-14
Dynamic range adjusting floating point execution unit
Grant 9,223,753 - Hickey , et al. December 29, 2
2015-12-29
Branch Prediction With Power Usage Prediction And Control
App 20150370308 - Hickey; Mark J. ;   et al.
2015-12-24
Processing core with speculative register preprocessing in unused execution unit cycles
Grant 9,195,463 - Hickey , et al. November 24, 2
2015-11-24
Multi-petascale highly efficient parallel supercomputer
Grant 9,081,501 - Asaad , et al. July 14, 2
2015-07-14
Opcode space minimizing architecture utilizing a least significant portion of an instruction address as upper register address bits
Grant 9,075,599 - Hickey , et al. July 7, 2
2015-07-07
Floating point execution unit with fixed point functionality
Grant 8,930,432 - Hickey , et al. January 6, 2
2015-01-06
Detecting logically non-significant operation based on opcode and operand and setting flag to decode address specified in subsequent instruction as different address
Grant 8,880,852 - Hickey , et al. November 4, 2
2014-11-04
Branch Prediction With Power Usage Prediction And Control
App 20140229720 - Hickey; Mark J. ;   et al.
2014-08-14
Fault tolerant stability critical execution checking using redundant execution pipelines
Grant 8,707,094 - Hickey , et al. April 22, 2
2014-04-22
Performing vector multiplication
Grant 8,629,867 - Hickey , et al. January 14, 2
2014-01-14
Register file soft error recovery
Grant 8,560,924 - Fleischer , et al. October 15, 2
2013-10-15
Programmable integrated processor blocks
Grant 8,522,254 - Hickey , et al. August 27, 2
2013-08-27
Dynamic Range Adjusting Floating Point Execution Unit
App 20130191432 - Hickey; Mark J. ;   et al.
2013-07-25
Fault Tolerant Stability Critical Execution Checking Using Redundant Execution Pipelines
App 20130185604 - Hickey; Mark J. ;   et al.
2013-07-18
Instruction Predication Using Instruction Address Pattern Matching
App 20130159683 - Hickey; Mark J. ;   et al.
2013-06-20
Processing Core With Speculative Register Preprocessing
App 20130138925 - Hickey; Mark J. ;   et al.
2013-05-30
Instruction Address Adjustment In Response To Logically Non-significant Operations
App 20130111186 - Hickey; Mark J. ;   et al.
2013-05-02
Dynamic range adjusting floating point execution unit
Grant 8,412,760 - Hickey , et al. April 2, 2
2013-04-02
Fault tolerant stability critical execution checking using redundant execution pipelines
Grant 8,412,980 - Hickey , et al. April 2, 2
2013-04-02
Floating Point Execution Unit With Fixed Point Functionality
App 20130036296 - Hickey; Mark J. ;   et al.
2013-02-07
Opcode Space Minimizing Architecture Utilizing Instruction Address to Indicate Upper Address Bits
App 20120084535 - Hickey; Mark J. ;   et al.
2012-04-05
Programmable Integrated Processor Blocks
App 20110321049 - Hickey; Mark J. ;   et al.
2011-12-29
Performing Vector Multiplication
App 20110298788 - Hickey; Mark J. ;   et al.
2011-12-08
Fault Tolerant Stability Critical Execution Checking Using Redundant Execution Pipelines
App 20110302450 - Hickey; Mark J. ;   et al.
2011-12-08
Data dependent instruction decode
Grant 8,028,153 - Hickey , et al. September 27, 2
2011-09-27
Multi-petascale Highly Efficient Parallel Supercomputer
App 20110219208 - Asaad; Sameh ;   et al.
2011-09-08
Register File Soft Error Recovery
App 20110167296 - Fox; Thomas W. ;   et al.
2011-07-07
Redundant execution of instructions in multistage execution pipeline during unused execution cycles
Grant 7,975,172 - Hickey , et al. July 5, 2
2011-07-05
Pre-loading context states by inactive hardware thread in advance of context switch
Grant 7,873,816 - Hickey , et al. January 18, 2
2011-01-18
Multithreaded Processing Unit With Thread Pair Context Caching
App 20100125722 - Hickey; Mark J. ;   et al.
2010-05-20
Redundant Execution of Instructions in Multistage Execution Pipeline During Unused Execution Cycles
App 20100042813 - Hickey; Mark J. ;   et al.
2010-02-18
Data Dependent Instruction Decode
App 20100042812 - Hickey; Mark J. ;   et al.
2010-02-18
Dynamic Range Adjusting Floating Point Execution Unit
App 20100023568 - Hickey; Mark J. ;   et al.
2010-01-28
Software debug support for cache flush with access to external data location(s) through debug port
App 20070006042 - Beukema; Bruce L. ;   et al.
2007-01-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed