Waf; Low Siu

Patent Applications and Registrations

Patent applications and USPTO patent grants for Waf; Low Siu.The latest application filed is for "method for packaging circuits".

Company Profile

3.36.37

Waf; Low Siu - Singapore SG
Waf; Low Siu - Singpore SG
Waf; Low Siu - Signapore SG

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method for packaging circuits Grant 10,811,278 - Poo , et al. October 20, 2	2020-10-20
Method For Packaging Circuits App 20190362988 - Poo; Chia Y. ; et al.	2019-11-28
Method for packaging circuits Grant 10,453,704 - Poo , et al. Oc	2019-10-22
Packaged microelectronic components with terminals exposed through encapsulant Grant 8,637,973 - Koon , et al. January 28, 2	2014-01-28
Method for packaging circuits Grant 8,555,495 - Chia , et al. October 15, 2	2013-10-15
Apparatus and method for packaging circuits Grant 8,138,617 - Poo , et al. March 20, 2	2012-03-20
Method For Packaging Circuits App 20120064697 - Chia; Yong Poo ; et al.	2012-03-15
Apparatus and method for packaging circuits Grant 8,115,306 - Poo , et al. February 14, 2	2012-02-14
Method for packaging circuits Grant 8,065,792 - Chia , et al. November 29, 2	2011-11-29
Castellation wafer level packaging of integrated circuit chips Grant 8,008,126 - Jeung , et al. August 30, 2	2011-08-30
Method For Packaging Circuits And Packaged Circuits App 20100146780 - Chia; Yong Poo ; et al.	2010-06-17
Apparatus And Method For Packaging Circuits App 20100140794 - Poo; Chia Yong ; et al.	2010-06-10
Method for packaging circuits and packaged circuits Grant 7,712,211 - Chia , et al. May 11, 2	2010-05-11
Castellation Wafer Level Packaging Of Integrated Circuit Chips App 20100068851 - Jeung; Boon Suan ; et al.	2010-03-18
Castellation wafer level packaging of integrated circuit chips Grant 7,679,179 - Jeung , et al. March 16, 2	2010-03-16
Castellation wafer level packaging of integrated circuit chips Grant 7,528,477 - Jeung , et al. May 5, 2	2009-05-05
Method for fabricating packaged die Grant 7,358,154 - Poo , et al. April 15, 2	2008-04-15
Castellation Wafer Level Packaging Of Integrated Circuit Chips App 20080067675 - Jeung; Boon Suan ; et al.	2008-03-20
Packaged Microelectronic Components App 20080067642 - Koon; Eng Meow ; et al.	2008-03-20
Support elements for semiconductor devices with peripherally located bond pads Grant 7,285,850 - Poo , et al. October 23, 2	2007-10-23
Castellation wafer level packaging of integrated circuit chips Grant 7,276,387 - Jeung , et al. October 2, 2	2007-10-02
Semiconductor devices and semiconductor device components with peripherally located, castellated contacts, assemblies and packages including such semiconductor devices or packages and associated methods Grant 7,226,809 - Poo , et al. June 5, 2	2007-06-05
Semiconductor packages having leadframe-based connection arrays App 20070120247 - Yu; Chan Min ; et al.	2007-05-31
Packaged microelectronic components Grant 7,195,957 - Koon , et al. March 27, 2	2007-03-27
In-process semiconductor packages with leadframe grid arrays Grant 7,170,161 - Yu , et al. January 30, 2	2007-01-30
Semiconductor devices including peripherally located bond pads, intermediates thereof, assemblies, and packages including the semiconductor devices, and support elements for the semiconductor devices Grant 7,115,984 - Poo , et al. October 3, 2	2006-10-03
Semiconductor devices including peripherally located bond pads, intermediates thereof, and assemblies and packages including the semiconductor devices App 20060208351 - Poo; Chia Yong ; et al.	2006-09-21
Support elements for semiconductor devices with peripherally located bond pads App 20060208350 - Poo; Chia Yong ; et al.	2006-09-21
Apparatus and method for packaging circuits App 20060084240 - Poo; Chia Yong ; et al.	2006-04-20
Castellation wafer level packaging of integrated circuit chips App 20060014319 - Jeung; Boon Suan ; et al.	2006-01-19
Castellation wafer level packaging of integrated circuit chips App 20060008946 - Jeung; Boon Suan ; et al.	2006-01-12
Castellation wafer level packaging of integrated circuit chips App 20060006519 - Jeung; Boon Suan ; et al.	2006-01-12
Castellation wafer level packaging of integrated circuit chips App 20060001142 - Jeung; Boon Suan ; et al.	2006-01-05
Methods for making semiconductor packages with leadframe grid arrays Grant 6,967,127 - Yu , et al. November 22, 2	2005-11-22
Methods for making semiconductor packages with leadframe grid arrays App 20050230808 - Yu, Chan Min ; et al.	2005-10-20
Castellation wafer level packaging of integrated circuit chips Grant 6,949,407 - Jeung , et al. September 27, 2	2005-09-27
Castellation Wafer Level Packaging Of Integrated Circuit Chips App 20050130345 - Jeung, Boon Suan ; et al.	2005-06-16
Apparatus and method for packaging circuits Grant 6,894,386 - Poo , et al. May 17, 2	2005-05-17
Castellation wafer level packaging of integrated circuit chips Grant 6,855,572 - Jeung , et al. February 15, 2	2005-02-15
Apparatus and method for packaging circuits App 20050029668 - Poo, Chia Yong ; et al.	2005-02-10
Packaged microelectronic components App 20050026325 - Koon, Eng Meow ; et al.	2005-02-03
Multi-substrate microelectronic packages and methods for manufacture Grant 6,841,418 - Jeung , et al. January 11, 2	2005-01-11
Packaged microelectronic components Grant 6,836,009 - Koon , et al. December 28, 2	2004-12-28
Semiconductor packages with leadframe grid arrays and components Grant 6,836,008 - Yu , et al. December 28, 2	2004-12-28
Semiconductor devices and semiconductor device components with peripherally located, castellated contacts, assemblies and packages including such semiconductor devices or packages Grant 6,818,977 - Poo , et al. November 16, 2	2004-11-16
Method for packaging circuits and packaged circuits App 20040221451 - Chia, Yong Poo ; et al.	2004-11-11
Multi-substrate microelectronic packages and methods for manufacture App 20040183207 - Jeung, Boon Suan ; et al.	2004-09-23
Apparatus and method for leadless packaging of semiconductor devices Grant 6,790,706 - Jeung , et al. September 14, 2	2004-09-14
Apparatus and method for leadless packaging of semiconductor devices Grant 6,787,894 - Jeung , et al. September 7, 2	2004-09-07
Semiconductor devices including peripherally located bond pads, intermediates thereof, assemblies, and packages including the semiconductor devices, and support elements for the semiconductor devices App 20040124523 - Poo, Chia Yong ; et al.	2004-07-01
Multi-substrate microelectronic packages and methods for manufacture Grant 6,750,547 - Jeung , et al. June 15, 2	2004-06-15
Apparatus and method for leadless packaging of semiconductor devices Grant 6,747,348 - Jeung , et al. June 8, 2	2004-06-08
Apparatus and method for leadless packaging of semiconductor devices Grant 6,743,696 - Jeung , et al. June 1, 2	2004-06-01
Semiconductor devices including peripherally located bond pads, assemblies, packages, and methods Grant 6,727,116 - Poo , et al. April 27, 2	2004-04-27
Castellation wafer level packaging of integrated circuit chips App 20040043535 - Jeung, Boon Suan ; et al.	2004-03-04
Packaged microelectronic components App 20040026773 - Koon, Eng Meow ; et al.	2004-02-12
Semiconductor Devices Including Peripherally Located Bond Pads, Assemblies, Packages, And Methods App 20030232460 - Poo, Chia Yong ; et al.	2003-12-18
Semiconductor devices and semiconductor device components with peripherally located, castellated contacts, assemblies and packages including such semiconductor devices or packages and associated methods App 20030232462 - Poo, Chia Yong ; et al.	2003-12-18
Semiconductor devices and semiconductor device components with peripherally located, castellated contacts, assemblies and packages including such semiconductor devices or packages and associated methods App 20030230802 - Poo, Chia Yong ; et al.	2003-12-18
Semiconductor packages with leadframe grid arrays and components and methods for making the same App 20030193091 - Yu, Chan Min ; et al.	2003-10-16
Methods for making semiconductor packages with leadframe grid arrays App 20030194837 - Yu, Chan Min ; et al.	2003-10-16
Wafer level stackable semiconductor package Grant 6,611,052 - Poo , et al. August 26, 2	2003-08-26
Multi-substrate microelectronic packages and methods for manufacture App 20030116861 - Jeung, Boon Suan ; et al.	2003-06-26
Stackable semiconductor package and wafer level fabrication method Grant 6,582,992 - Poo , et al. June 24, 2	2003-06-24
Stackable semiconductor package and wafer level fabrication method App 20030094683 - Poo, Chia Yong ; et al.	2003-05-22
Stackable Semiconductor Package And Wafer Level Fabrication Method App 20030096454 - Poo, Chia Yong ; et al.	2003-05-22
Apparatus and method for leadless packaging of semiconductor devices App 20030080403 - Jeung, Boon Suan ; et al.	2003-05-01
Apparatus And Method For Leadless Packaging Of Semiconductor Devices App 20030071335 - Jeung, Boon Suan ; et al.	2003-04-17
Apparatus and method for leadless packaging of semiconductor devices App 20030071338 - Jeung, Boon Suan ; et al.	2003-04-17
Apparatus and method for leadless packaging of semiconductor devices App 20030071341 - Jeung, Boon Suan ; et al.	2003-04-17
Apparatus and method for packaging circuits App 20030067001 - Poo, Chin Yong ; et al.	2003-04-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.