Vujkovic; Jovanka Ciric

Patent Applications and Registrations

Patent applications and USPTO patent grants for Vujkovic; Jovanka Ciric.The latest application filed is for "fast synthesis of logical circuit design with predictive timing".

Company Profile

2.9.6

Vujkovic; Jovanka Ciric - Mountain View CA
Vujkovic; Jovanka Ciric - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Fast Synthesis Of Logical Circuit Design With Predictive Timing App 20220300688 - Moceyunas; Peter ; et al.	2022-09-22
Optimizing an integrated circuit (IC) design comprising at least one wide-gate or wide-bus Grant 10,354,032 - Odiz , et al. July 16, 2	2019-07-16
Optimizing designs of integrated circuits Grant 10,296,690 - Vujkovic , et al.	2019-05-21
Optimizing An Integrated Circuit (ic) Design Comprising At Least One Wide-gate Or Wide-bus App 20180107777 - Odiz; Eyal ; et al.	2018-04-19
Identifying and using slices in an integrated circuit (IC) design Grant 9,697,314 - Odiz , et al. July 4, 2	2017-07-04
Creating and using a wide-bus data structure to represent a wide-bus in an integrated circuit (IC) design Grant 9,690,890 - Odiz , et al. June 27, 2	2017-06-27
Creating and using a wide-gate data structure to represent a wide-gate in an integrated circuit (IC) design Grant 9,652,573 - Odiz , et al. May 16, 2	2017-05-16
Optimizing Designs of Integrated Circuits App 20160092609 - VUJKOVIC; JOVANKA CIRIC ; et al.	2016-03-31
Optimizing designs of integrated circuits Grant 9,208,281 - Vujkovic , et al. December 8, 2	2015-12-08
Optimizing Designs of Integrated Circuits App 20140215427 - Vujkovic; Jovanka Ciric ; et al.	2014-07-31
Optimizing designs of integrated circuits Grant 8,689,165 - Vujkovic , et al. April 1, 2	2014-04-01
Methods and Systems for Optimizing Designs of Integrated Circuits App 20110113399 - Vujkovic; Jovanka Ciric ; et al.	2011-05-12
Methods and systems for optimizing designs of integrated circuits Grant 7,873,930 - Vujkovic , et al. January 18, 2	2011-01-18
Methods and systems for optimizing designs of integrated circuits App 20070240091 - Vujkovic; Jovanka Ciric ; et al.	2007-10-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.