loadpatents
name:-0.016258001327515
name:-0.036468982696533
name:-0.0038728713989258
Vu; Duy Phach Patent Filings

Vu; Duy Phach

Patent Applications and Registrations

Patent applications and USPTO patent grants for Vu; Duy Phach.The latest application filed is for "methods for fabricating thin film iii-v compound solar cell".

Company Profile
3.31.9
  • Vu; Duy Phach - San Jose CA
  • Vu; Duy-Phach - Taunton MA
  • Vu; Duy-Phach - 38240 Meylan FR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Methods For Fabricating Thin Film Iii-v Compound Solar Cell
App 20210328093 - Pan; Noren ;   et al.
2021-10-21
Methods for fabricating thin film III-V compound solar cell
Grant 10,923,617 - Pan , et al. February 16, 2
2021-02-16
Methods For Fabricating Thin Film Iii-v Compound Solar Cell
App 20110318866 - PAN; Noren ;   et al.
2011-12-29
Methods for fabricating thin film III-V compound solar cell
Grant 7,994,419 - Pan , et al. August 9, 2
2011-08-09
Method for production of thin semiconductor solar cells and integrated circuits
Grant 7,867,812 - Vu , et al. January 11, 2
2011-01-11
Method For Production Of Thin Semiconductor Solar Cells And Integrated Circuits
App 20100009492 - Vu; Duy-Phach ;   et al.
2010-01-14
Methods For Fabricating Thin Film Iii-v Compound Solar Cell
App 20090044860 - Pan; Noren ;   et al.
2009-02-19
Thin Film Iii-v Compound Solar Cell
App 20090038678 - Pan; Noren ;   et al.
2009-02-12
Portable microdisplay system
App 20070018919 - Zavracky; Matthew ;   et al.
2007-01-25
Method of forming an active matrix display
Grant 6,919,935 - Vu , et al. July 19, 2
2005-07-19
Method of forming an active matrix display
App 20040070697 - Vu, Duy-Phach ;   et al.
2004-04-15
High density electronic circuit modules
Grant 6,627,953 - Vu , et al. September 30, 2
2003-09-30
Three dimensional processor using transferred thin film circuits
Grant 6,624,046 - Zavracky , et al. September 23, 2
2003-09-23
Methods of fabricating active matrix pixel electrodes
Grant 6,608,654 - Zavracky , et al. August 19, 2
2003-08-19
Method for manufacturing active matrix liquid crystal displays
Grant 6,593,978 - Vu , et al. July 15, 2
2003-07-15
High density electronic circuit modules
Grant 6,521,940 - Vu , et al. February 18, 2
2003-02-18
Bonded layer semiconductor device
Grant 6,486,929 - Vu , et al. November 26, 2
2002-11-26
Methods Of Fabricating Active Matrix Pixel Electrodes
App 20020030767 - ZAVRACKY, PAUL M. ;   et al.
2002-03-14
Bonded Layer Semiconductor Device
App 20010040644 - VU, DUY-PHACH ;   et al.
2001-11-15
High density electronic circuit modules
Grant 6,143,582 - Vu , et al. November 7, 2
2000-11-07
Transferred flexible integrated circuit
Grant 6,027,958 - Vu , et al. February 22, 2
2000-02-22
Three dimensional processor using transferred thin film circuits
Grant 5,976,953 - Zavracky , et al. November 2, 1
1999-11-02
Three dimensional processor using transferred thin film circuits
Grant 5,793,115 - Zavracky , et al. August 11, 1
1998-08-11
Single crystal silicon tiles for display panels
Grant 5,757,445 - Vu , et al. May 26, 1
1998-05-26
Process of fabricating active matrix pixel electrodes
Grant 5,705,424 - Zavracky , et al. January 6, 1
1998-01-06
Method for forming three dimensional processor using transferred thin film circuits
Grant 5,656,548 - Zavracky , et al. August 12, 1
1997-08-12
Reduction of parasitic effects in floating body mosfets
Grant 5,578,865 - Vu , et al. November 26, 1
1996-11-26
Liquid crystal display having adhered circuit tiles
Grant 5,539,550 - Spitzer , et al. July 23, 1
1996-07-23
Polysilicon transistors formed on an insulation layer which is adjacent to a liquid crystal material
Grant 5,499,124 - Vu , et al. March 12, 1
1996-03-12
Zone-melting recrystallization process
Grant 5,453,153 - Fan , et al. September 26, 1
1995-09-26
Reduction of parasitic effects in floating body MOSFETs
Grant 5,420,055 - Vu , et al. May 30, 1
1995-05-30
Single crystal silicon tiles for liquid crystal display panels including light shielding layers
Grant 5,377,031 - Vu , et al. December 27, 1
1994-12-27
Method for manufacturing a semiconductor device using a circuit transfer film
Grant 5,258,325 - Spitzer , et al. November 2, 1
1993-11-02
Method for manufacturing a semiconductor device using a circuit transfer film
Grant 5,256,562 - Vu , et al. October 26, 1
1993-10-26
Zone-melting recrystallization process
Grant 5,021,119 - Fan , et al. June 4, 1
1991-06-04
Control gate lateral silicon-on-insulator bipolar transistor
Grant 4,922,315 - Vu May 1, 1
1990-05-01
Junction field-effect transistors formed on insulator substrates
Grant 4,914,491 - Vu April 3, 1
1990-04-03
Zone-melting recrystallization process
Grant 4,885,052 - Fan , et al. December 5, 1
1989-12-05
Heat treatment machine for semiconductors
Grant 4,581,520 - Vu , et al. April 8, 1
1986-04-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed