Vogt; Eric E.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Vogt; Eric E..The latest application filed is for "integrated circuit stack including a patterned array of electrically conductive pillars".

Company Profile

0.13.23

Vogt; Eric E. - Independence MN
Vogt; Eric E. - Belmont MA
Vogt; Eric E. - Maple Grove MN
Vogt; Eric E. - Minneapolis MN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Integrated circuit stack including a patterned array of electrically conductive pillars Grant 9,997,466 - Vogt , et al. June 12, 2	2018-06-12
Integrated Circuit Stack Including A Patterned Array Of Electrically Conductive Pillars App 20170125352 - Vogt; Eric E. ; et al.	2017-05-04
Integrated circuit stack including a patterned array of electrically conductive pillars Grant 9,548,277 - Vogt , et al. January 17, 2	2017-01-17
Integrated Circuit Stack Including A Patterned Array Of Electrically Conductive Pillars App 20160315055 - Vogt; Eric E. ; et al.	2016-10-27
Programmable electrical fuse with temperature gradient between anode and cathode Grant 8,901,702 - Vogt , et al. December 2, 2	2014-12-02
Programmable Electrical Fuse With Temperature Gradient Between Anode And Cathode App 20140332922 - Vogt; Eric E. ; et al.	2014-11-13
Methods And Systems For Certifying Provenance Of Alcoholic Beverages App 20120019398 - Vogt; Eric E. ; et al.	2012-01-26
Methods and systems for certifying provenance of alcoholic beverages Grant 8,022,832 - Vogt , et al. September 20, 2	2011-09-20
Modeling silicon-on-insulator stress effects Grant 7,882,452 - Vogt , et al. February 1, 2	2011-02-01
Method of forming a body-tie Grant 7,732,287 - Fechner , et al. June 8, 2	2010-06-08
Modeling Silicon-On-Insulator Stress Effects App 20090064062 - Vogt; Eric E. ; et al.	2009-03-05
Fabrication process for silicon-on-insulator field effect transistors using high temperature nitrogen annealing App 20080254590 - Vogt; Eric E. ; et al.	2008-10-16
Methods And Systems For Providing Mechanisms For Authenticating Contents Of A Bottle During Its Progress Through A Distribution Channel App 20080198013 - Vogt; Eric E. ; et al.	2008-08-21
Methods And Systems For Certifying Provenance Of Alcoholic Beverages App 20080201094 - Vogt; Eric E. ; et al.	2008-08-21
Methods And Systems For Providing, By Modules In A Shipping Facility, Mechanisms For Certifying Provenance Of An Alcoholic Beverage App 20080198014 - Vogt; Eric E. ; et al.	2008-08-21
Methods And Systems For Authenticating Contents Of A Bottle App 20080197969 - Vogt; Eric E. ; et al.	2008-08-21
Simulating a dose rate event in a circuit design Grant 7,322,015 - Liu , et al. January 22, 2	2008-01-22
Body-tied MOSFET device with strained active area App 20070257310 - Roper; Weston ; et al.	2007-11-08
Method of forming a body-tie App 20070257317 - Fechner; Paul S. ; et al.	2007-11-08
Method of straining a silicon island for mobility improvement App 20070224838 - Vogt; Eric E. ; et al.	2007-09-27
Method of incorporating magnetic materials in a semiconductor manufacturing process Grant 7,238,541 - Berndt , et al. July 3, 2	2007-07-03
Varactor with improved tuning range Grant 7,169,679 - Yue , et al. January 30, 2	2007-01-30
System for supporting a virtual community Grant 7,159,178 - Vogt , et al. January 2, 2	2007-01-02
Dose rate simulation App 20060145086 - Liu; Harry H.L. ; et al.	2006-07-06
Method of incorporating magnetic materials in a semiconductor manufacturing process App 20050260774 - Berndt, Dale F. ; et al.	2005-11-24
Gate length control for semiconductor chip design Grant 6,939,758 - Yue , et al. September 6, 2	2005-09-06
Magnetic sensor integrated with CMOS Grant 6,903,429 - Berndt , et al. June 7, 2	2005-06-07
Method of incorporating magnetic materials in a semiconductor manufacturing process App 20040257861 - Berndt, Dale F. ; et al.	2004-12-23
Magnetic sensor integrated with CMOS App 20040207031 - Berndt, Dale F. ; et al.	2004-10-21
Gate length control for semiconductor chip design App 20040021157 - Yue, Cheisan J. ; et al.	2004-02-05
Gate length control for semiconductor chip design Grant 6,674,108 - Yue , et al. January 6, 2	2004-01-06
Varactor with improved tuning range App 20030127691 - Yue, Cheisan J. ; et al.	2003-07-10
System for supporting a virtual community App 20030028595 - Vogt, Eric E. ; et al.	2003-02-06
Gate resistance reduction App 20020137345 - Yue, Cheisan J. ; et al.	2002-09-26
Recessed Silicon Oxidation For Devices Such As A Cmos Soi Ics App 20020135017 - Vogt, Eric E. ; et al.	2002-09-26
Gate length control for semiconductor chip design App 20020074564 - Yue, Cheisan J. ; et al.	2002-06-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.