VINOD; Krishna N.

Patent Applications and Registrations

Patent applications and USPTO patent grants for VINOD; Krishna N..The latest application filed is for "method and apparatus for performing reduction operations on a plurality of associated data element values".

Company Profile

5.7.7

VINOD; Krishna N. - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method And Apparatus For Performing Reduction Operations On A Plurality Of Associated Data Element Values App 20220229661 - HUGHES; Christopher J. ; et al.	2022-07-21
Method and apparatus for performing reduction operations on a plurality of associated data element values Grant 11,294,670 - Hughes , et al. April 5, 2	2022-04-05
Apparatuses, methods, and systems for memory interface circuit arbitration in a configurable spatial accelerator Grant 11,037,050 - Vinod , et al. June 15, 2	2021-06-15
Apparatuses, Methods, And Systems For Memory Interface Circuit Arbitration In A Configurable Spatial Accelerator App 20200410323 - Vinod; Krishna N. ; et al.	2020-12-31
Method and apparatus for vector-matrix comparison Grant 10,817,297 - Hughes , et al. October 27, 2	2020-10-27
Method And Apparatus For Vector-matrix Comparison App 20200310804 - HUGHES; Christopher J. ; et al.	2020-10-01
Method And Apparatus For Performing Reduction Operations On A Plurality Of Data Element Values App 20200310809 - HUGHES; Christopher J. ; et al.	2020-10-01
Method and apparatus for vector-matrix comparison Grant 10,782,971 - Hughes , et al. Sept	2020-09-22
Minimizing snoop traffic locally and across cores on a chip multi-core fabric Grant 10,102,129 - Vinod , et al. October 16, 2	2018-10-16
Mechanism to avoid hot-L1/cold-L2 events in an inclusive L2 cache using L1 presence bits for victim selection bias Grant 9,836,399 - Vinod , et al. December 5, 2	2017-12-05
Minimizing Snoop Traffic Locally And Across Cores On A Chip Multi-core Fabric App 20170177483 - Vinod; Krishna N. ; et al.	2017-06-22
Instruction and logic for prefetcher throttling based on counts of memory accesses to data sources Grant 9,507,596 - Jagannathan , et al. November 29, 2	2016-11-29
Mechanism To Avoid Hot-L1/Cold-L2 Events In An Inclusive L2 Cache Using L1 Presence Bits For Victim Selection Bias App 20160283380 - Vinod; Krishna N. ; et al.	2016-09-29
Instruction And Logic For Prefetcher Throttling Based On Data Source App 20160062768 - Jagannathan; Ashok ; et al.	2016-03-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.