loadpatents
Patent applications and USPTO patent grants for Viau; Kyle S..The latest application filed is for "word line late kill in scheduler".
Patent | Date |
---|---|
Low power content-addressable memory and method Grant 8,570,783 - Venkataramanan , et al. October 29, 2 | 2013-10-29 |
CMOS circuit with dynamic parasitic net pulldown circuit Grant 8,461,877 - Viau , et al. June 11, 2 | 2013-06-11 |
Word Line Late Kill In Scheduler App 20130042089 - Vinh; James ;   et al. | 2013-02-14 |
Cmos Circuit With Dynamic Parasitic Net Pulldown Circuit App 20130002303 - Viau; Kyle S. ;   et al. | 2013-01-03 |
Multi-issue Unified Integer Scheduler App 20120144393 - Vinh; James ;   et al. | 2012-06-07 |
Memory Built-in Self Test Scheme For Content Addressable Memory Array App 20120140541 - Viau; Kyle S. ;   et al. | 2012-06-07 |
Low Power Content-addressable Memory And Method App 20120110256 - Venkataramanan; Ganesh ;   et al. | 2012-05-03 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.