loadpatents
name:-0.0085000991821289
name:-0.023464918136597
name:-0.00044894218444824
Vest; William Bradley Patent Filings

Vest; William Bradley

Patent Applications and Registrations

Patent applications and USPTO patent grants for Vest; William Bradley.The latest application filed is for "power regulator circuitry for programmable logic device memory elements".

Company Profile
0.21.6
  • Vest; William Bradley - San Jose CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Integrated circuit decoupling capacitors
Grant 9,425,192 - Rahim , et al. August 23, 2
2016-08-23
Memory elements with soft error upset immunity
Grant 9,412,436 - Rahim , et al. August 9, 2
2016-08-09
Memory elements with soft error upset immunity
Grant 8,797,790 - Rahim , et al. August 5, 2
2014-08-05
Volatile memory elements with soft error upset immunity
Grant 8,289,755 - Rahim , et al. October 16, 2
2012-10-16
Power regulator circuitry for programmable logic device memory elements
Grant 8,085,063 - Vest , et al. December 27, 2
2011-12-27
Memory elements with body bias control
Grant 8,081,502 - Rahim , et al. December 20, 2
2011-12-20
Configuration random access memory
Grant 8,030,962 - Rahim , et al. October 4, 2
2011-10-04
Power Regulator Circuitry For Programmable Logic Device Memory Elements
App 20110062988 - Vest; William Bradley ;   et al.
2011-03-17
Process and temperature invariant power on reset circuit using a bandgap reference and a long delay chain
Grant 7,881,144 - Maung , et al. February 1, 2
2011-02-01
Power regulator circuitry for programmable logic device memory elements
Grant 7,859,301 - Vest , et al. December 28, 2
2010-12-28
Configuration Random Access Memory
App 20100321984 - Rahim; Irfan ;   et al.
2010-12-23
Configuration random access memory
Grant 7,800,400 - Rahim , et al. September 21, 2
2010-09-21
Look-up table overdrive circuits
Grant 7,800,402 - Rahim , et al. September 21, 2
2010-09-21
Reducing power consumption by disabling power-on reset circuits after power up
Grant 7,786,770 - Liang , et al. August 31, 2
2010-08-31
Integrated Circuit Decoupling Capacitors
App 20100148304 - Rahim; Irfan ;   et al.
2010-06-17
Techniques for configuring programmable logic using on-chip nonvolatile memory
Grant 7,710,147 - White , et al. May 4, 2
2010-05-04
Power regulator circuitry for programmable logic device memory elements
App 20080265855 - Vest; William Bradley ;   et al.
2008-10-30
Configuration random access memory
App 20080169836 - Rahim; Irfan ;   et al.
2008-07-17
Process and temperature invariant power on reset circuit using a bandgap reference and a long delay chain
Grant 7,391,665 - Maung , et al. June 24, 2
2008-06-24
Techniques for configuring programmable logic using on-chip nonvolatile memory
Grant 7,375,551 - White , et al. May 20, 2
2008-05-20
Routing architecture with high speed I/O bypass path
Grant 7,132,852 - Vest , et al. November 7, 2
2006-11-07
Techniques for configuring programmable logic using on-chip nonvolatile memory
Grant 7,030,647 - White , et al. April 18, 2
2006-04-18
Routing architecture with high speed I/O bypass path
App 20050231236 - Vest, William Bradley ;   et al.
2005-10-20
Programmable logic device having nonvolatile memory with user selectable power consumption
Grant 6,853,603 - White , et al. February 8, 2
2005-02-08
Method and apparatus of programmable interconnect array with configurable multiplexer
Grant 6,810,513 - Vest October 26, 2
2004-10-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed