Vertregt; Maarten

Patent Applications and Registrations

Patent applications and USPTO patent grants for Vertregt; Maarten.The latest application filed is for "self-regulating body-biasing techniques for process, voltage, and temperature (pvt) fluctuation compensation in fully-depleted silicon-on-insulator (fdsoi) semiconductors".

Company Profile

2.13.8

Vertregt; Maarten - Eindhoven NL
Vertregt; Maarten - Pauwlaan NL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Self-regulating Body-biasing Techniques For Process, Voltage, And Temperature (pvt) Fluctuation Compensation In Fully-depleted Silicon-on-insulator (fdsoi) Semiconductors App 20200358435 - Fabrie; Sebastien Antonius Josephus ; et al.	2020-11-12
Self-regulating body-biasing techniques for process, voltage, and temperature (PVT) fluctuation compensation in fully-depleted silicon-on-insulator (FDSOI) semiconductors Grant 10,819,331 - Fabrie , et al. October 27, 2	2020-10-27
Analogue to digital converter Grant 8,988,264 - Noh , et al. March 24, 2	2015-03-24
Analogue To Digital Converter App 20140240157 - NOH; Kyoohyun ; et al.	2014-08-28
Secure storage of a codeword within an integrated circuit Grant 8,690,065 - Pelgrom , et al. April 8, 2	2014-04-08
Security storage of electronic keys within volatile memories Grant 8,199,912 - Tuyls , et al. June 12, 2	2012-06-12
Secure Storage Of A Codeword Within An Integrated Circuit App 20120127775 - Pelgrom; Marcel ; et al.	2012-05-24
Time interleaved track and hold Grant 8,089,302 - Louwsma , et al. January 3, 2	2012-01-03
Signal sampling circuit Grant 8,035,539 - Louwsma , et al. October 11, 2	2011-10-11
Circuit with a successive approximation analog to digital converter Grant 7,973,693 - Louwsma , et al. July 5, 2	2011-07-05
Signal Sampling Circuit App 20100207792 - Louwsma; Simon Minze ; et al.	2010-08-19
Time Interleaved Track And Hold App 20100176868 - Louwsma; Simon Minze ; et al.	2010-07-15
Circuit With A Successive Approximation Analog To Digital Converter App 20100164778 - Louwsma; Simon M. ; et al.	2010-07-01
Resistor network such as a resistor ladder network and a method for manufacturing such a resistor network Grant 7,737,817 - Tuinhout , et al. June 15, 2	2010-06-15
Flash analog-to-digital converter Grant 7,605,740 - Pelgrom , et al. October 20, 2	2009-10-20
Security Storage Of Electronic Keys Withiin Volatile Memories App 20090164699 - Tuyls; Pim ; et al.	2009-06-25
Resistor network such as a resistor ladder network and a method for manufacturing such a resistor network App 20050224915 - Tuinhout, Hans Paul ; et al.	2005-10-13
Method and apparatus for improving time variant image details on a raster display Grant 5,929,842 - Vertregt , et al. July 27, 1	1999-07-27
Image quality improvement on raster display Grant 5,781,176 - Rey , et al. July 14, 1	1998-07-14
Semiconductor device having a memory cell Grant 5,329,481 - Seevinck , et al. July 12, 1	1994-07-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.