Verhoeven; Martin

Patent Applications and Registrations

Patent applications and USPTO patent grants for Verhoeven; Martin.The latest application filed is for "method for processing a structure of a semiconductor component, and structure in a semiconductor component".

Company Profile

0.5.11

Verhoeven; Martin - Radebeul DE
Verhoeven; Martin - Eindhoven NL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Hard mask layer stack and a method of patterning Grant 7,662,721 - Manger , et al. February 16, 2	2010-02-16
Charge-trapping memory cell and charge-trapping memory device Grant 7,423,310 - Verhoeven September 9, 2	2008-09-09
Method for Processing a Structure of a Semiconductor Component, and Structure in a Semiconductor Component App 20080061338 - Lattard; Ludovic ; et al.	2008-03-13
Hard Mask Layer Stack And A Method Of Patterning App 20070243707 - Manger; Dirk ; et al.	2007-10-18
Hard mask layer stack and a method of patterning App 20070215986 - Manger; Dirk ; et al.	2007-09-20
Method and imaging apparatus for imaging a structure onto a semiconductor wafer by means of immersion lithography Grant 7,224,439 - Verhoeven , et al. May 29, 2	2007-05-29
Nonvolatile resistive memory element App 20060281274 - Verhoeven; Martin	2006-12-14
Charge trapping memory cell Grant 7,095,078 - Verhoeven August 22, 2	2006-08-22
Quantum dot memory App 20060145136 - Verhoeven; Martin	2006-07-06
Charge-trapping semiconductor memory device Grant 7,053,447 - Verhoeven May 30, 2	2006-05-30
Method for production of charge-trapping memory cells App 20060084268 - Verhoeven; Martin	2006-04-20
Charge-trapping memory cell and charge-trapping memory device App 20060071259 - Verhoeven; Martin	2006-04-06
Charge-trapping memory cell App 20060067122 - Verhoeven; Martin	2006-03-30
Charge-trapping Semiconductor Memory Device App 20060054976 - Verhoeven; Martin	2006-03-16
Method and imaging apparatus for imaging a structure onto a semiconductor wafer by means of immersion lithography App 20050117135 - Verhoeven, Martin ; et al.	2005-06-02
Charge trapping memory cell and method for operating a charge trapping memory cell App 20050105361 - Verhoeven, Martin	2005-05-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.