loadpatents
name:-0.034749984741211
name:-0.031410932540894
name:-0.0014121532440186
Vera; Xavier Patent Filings

Vera; Xavier

Patent Applications and Registrations

Patent applications and USPTO patent grants for Vera; Xavier.The latest application filed is for "disabling cache portions during low voltage operations".

Company Profile
1.38.42
  • Vera; Xavier - Barcelona ES
  • Vera; Xavier - Bercelona ES
  • Vera; Xavier - Bacelona ES
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Disabling cache portions during low voltage operations
Grant 10,528,473 - Wilkerson , et al. J
2020-01-07
Capacity register file
Grant 10,020,037 - Abella , et al. July 10, 2
2018-07-10
Disabling Cache Portions During Low Voltage Operations
App 20180060239 - WILKERSON; CHRISTOPHER ;   et al.
2018-03-01
Traffic Control On An On-chip Network
App 20170201459 - MONCHIERO; MATTEO ;   et al.
2017-07-13
Disabling cache portions during low voltage operations
Grant 9,678,878 - Wilkerson , et al. June 13, 2
2017-06-13
Traffic control on an on-chip network
Grant 9,608,922 - Monchiero , et al. March 28, 2
2017-03-28
Register Error Protection Through Binary Translation
App 20160342495 - VERA; XAVIER ;   et al.
2016-11-24
Register error protection through binary translation
Grant 9,405,647 - Vera , et al. August 2, 2
2016-08-02
Fault-aware mapping for shared last level cache (LLC)
Grant 9,286,172 - Ramirez , et al. March 15, 2
2016-03-15
Increased error correction for cache memories through adaptive replacement policies
Grant 9,176,895 - Vera , et al. November 3, 2
2015-11-03
Recovering from data errors using implicit redundancy
Grant 9,170,947 - Vera , et al. October 27, 2
2015-10-27
Content-aware caches for reliability
Grant 9,112,537 - Ramirez , et al. August 18, 2
2015-08-18
Vulnerability estimation for cache memory
Grant 9,075,904 - Casado , et al. July 7, 2
2015-07-07
Selective provision of error correction for memory
Grant 9,071,281 - Casado , et al. June 30, 2
2015-06-30
Banking of reliability metrics
Grant 9,043,659 - Herrero Abellanas , et al. May 26, 2
2015-05-26
Increased Error Correction For Cache Memories Through Adaptive Replacement Policies
App 20140281261 - Vera; Xavier ;   et al.
2014-09-18
Vulnerability Estimation For Cache Memory
App 20140281740 - Casado; Javier Carretero ;   et al.
2014-09-18
Selective Provision Of Error Correction For Memory
App 20140258805 - Casado; Javier Carretero ;   et al.
2014-09-11
Banking Of Reliability Metrics
App 20140189439 - Herrero Abellanas; Enric ;   et al.
2014-07-03
Failure Rate Based Control Of Processors
App 20140189696 - Abellanas; Enric H. ;   et al.
2014-07-03
Disabling Cache Portions During Low Voltage Operations
App 20140108733 - Wilkerson; Christopher ;   et al.
2014-04-17
Recovering From Data Errors Using Implicit Redundancy
App 20140089593 - Vera; Xavier ;   et al.
2014-03-27
Content-aware Caches For Reliability
App 20140019823 - Ramirez; Tanausu ;   et al.
2014-01-16
Traffic Control On An On-chip Network
App 20140010079 - Monchiero; Matteo ;   et al.
2014-01-09
Fault-aware Mapping For Shared Last Level Cache (llc)
App 20140006849 - Ramirez; Tanausu ;   et al.
2014-01-02
Register Error Protection Through Binary Translation
App 20130318401 - Vera; Xavier ;   et al.
2013-11-28
Reducing aging effect on registers
Grant 8,578,137 - Abella , et al. November 5, 2
2013-11-05
Memory apparatuses with low supply voltages
Grant 8,477,558 - Abella , et al. July 2, 2
2013-07-02
Detecting soft errors via selective re-execution
Grant 8,402,310 - Vera , et al. March 19, 2
2013-03-19
Protecting data storage structures from intermittent errors
Grant 8,352,812 - Vera , et al. January 8, 2
2013-01-08
Disabling cache portions during low voltage operations
Grant 8,291,168 - Wilkerson , et al. October 16, 2
2012-10-16
Disabling Cache Portions During Low Voltage Operations
App 20120110266 - Wilkerson; Christopher ;   et al.
2012-05-03
Dynamically estimating lifetime of a semiconductor device
Grant 8,151,094 - Vera , et al. April 3, 2
2012-04-03
Detecting Soft Errors Via Selective Re-Execution
App 20120047398 - Vera; Xavier ;   et al.
2012-02-23
Disabling cache portions during low voltage operations
Grant 8,103,830 - Wilkerson , et al. January 24, 2
2012-01-24
Detecting soft errors via selective re-execution
Grant 8,090,996 - Vera , et al. January 3, 2
2012-01-03
Enhancing reliability of a many-core processor
Grant 8,074,110 - Vera , et al. December 6, 2
2011-12-06
On-line testing for decode logic
Grant 8,069,376 - Monferrer , et al. November 29, 2
2011-11-29
On-line Testing For Decode Logic
App 20100299507 - Monferrer; Pedro Chaparro ;   et al.
2010-11-25
Correcting intermittent errors in data storage structures
Grant 7,747,913 - Abella , et al. June 29, 2
2010-06-29
Memory Apparatuses With Low Supply Voltages
App 20100115224 - Abella; Jaume ;   et al.
2010-05-06
Disabling Cache Portions During Low Voltage Operations
App 20100082905 - Wilkerson; Christopher ;   et al.
2010-04-01
Selectively protecting a register file
Grant 7,689,804 - Vera , et al. March 30, 2
2010-03-30
Dynamically Estimating Lifetime of a Semiconductor Device
App 20090287909 - Vera; Xavier ;   et al.
2009-11-19
Clustered variations-aware architecture
Grant 7,600,145 - Vera , et al. October 6, 2
2009-10-06
Memory content inverting to minimize NTBI effects
Grant 7,577,015 - Abella , et al. August 18, 2
2009-08-18
Reducing the soft error vulnerability of stored data
Grant 7,558,992 - Ergin , et al. July 7, 2
2009-07-07
Capacity Register File
App 20090150649 - Abella; Jaume ;   et al.
2009-06-11
Mechanism for soft error detection and recovery in issue queues
App 20090150653 - Monferrer; Pedro Chaparro ;   et al.
2009-06-11
Reducing Aging Effect On Registers
App 20090150656 - Abella; Jaume ;   et al.
2009-06-11
Detecting Soft Errors Via Selective Re-Execution
App 20090113240 - Vera; Xavier ;   et al.
2009-04-30
Enhancing Reliability of a Many-Core Processor
App 20090094481 - Vera; Xavier ;   et al.
2009-04-09
Protecting Data Storage Structures From Intermittent Errors
App 20090037783 - Vera; Xavier ;   et al.
2009-02-05
Correcting Intermittent Errors In Data Storage Structures
App 20090037781 - Abella; Jaume ;   et al.
2009-02-05
NBTI-resilient memory cells with NAND gates
Grant 7,447,054 - Abella , et al. November 4, 2
2008-11-04
Memory content inverting to minimize NTBI effects
App 20080244182 - Abella; Jaume ;   et al.
2008-10-02
Selectively protecting a register file
App 20080155375 - Vera; Xavier ;   et al.
2008-06-26
Nbti-resilient Memory Cells With Nand Gates
App 20080084732 - Abella; Jaume ;   et al.
2008-04-10
Clustered Variations-Aware Architecture
App 20080028252 - Vera; Xavier ;   et al.
2008-01-31
Reducing the soft error vulnerbility of stored data
App 20070094560 - Ergin; Oguz ;   et al.
2007-04-26
System and method for exploiting timing variability in a processor pipeline
App 20060288196 - Unsal; Osman ;   et al.
2006-12-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed