loadpatents
name:-0.027352094650269
name:-0.025819063186646
name:-0.0017890930175781
Ventrone; Sebastian Theodore Patent Filings

Ventrone; Sebastian Theodore

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ventrone; Sebastian Theodore.The latest application filed is for "environmental and computing cost reduction with improved reliability in workload assignment to distributed computing nodes".

Company Profile
1.24.18
  • Ventrone; Sebastian Theodore - South Burlington VT
  • Ventrone; Sebastian Theodore - Jericho VT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Optical through silicon via
Grant 10,197,730 - Ngu , et al. Fe
2019-02-05
Environmental and computing cost reduction with improved reliability in workload assignment to distributed computing nodes
Grant 8,793,365 - Arsovski , et al. July 29, 2
2014-07-29
Structures including circuits for noise reduction in digital systems
Grant 8,037,337 - Pratt , et al. October 11, 2
2011-10-11
Method and architecture for power management of an electronic device
Grant 7,831,935 - Bernstein , et al. November 9, 2
2010-11-09
Environmental And Computing Cost Reduction With Improved Reliability In Workload Assignment To Distributed Computing Nodes
App 20100228861 - Arsovski; Igor ;   et al.
2010-09-09
Design structure for measurement of power consumption within an integrated circuit
Grant 7,715,995 - Goodnow , et al. May 11, 2
2010-05-11
Design Structure For Measurement Of Power Consumption Within An Integrated Circuit
App 20090153324 - Goodnow; Kenneth Joseph ;   et al.
2009-06-18
Measurement Of Power Consumption Within An Integrated Circuit
App 20090157334 - Goodnow; Kenneth Joseph ;   et al.
2009-06-18
Design Structures Including Circuits For Noise Reduction In Digital Systems
App 20090138676 - Pratt; Nancy H. ;   et al.
2009-05-28
Noise reduction in digital systems when the noise is caused by simultaneously clocking data registers
Grant 7,463,083 - Pratt , et al. December 9, 2
2008-12-09
Method and architecture for power management of an electronic device
Grant 7,454,642 - Bernstein , et al. November 18, 2
2008-11-18
Noise Reduction In Digital Systems
App 20080068073 - Pratt; Nancy H. ;   et al.
2008-03-20
Method And Architecture For Power Management Of An Electronic Device
App 20080024197 - Bernstein; Kerry ;   et al.
2008-01-31
Noise reduction in digital systems
Grant 7,317,348 - Pratt , et al. January 8, 2
2008-01-08
Noise Reduction In Digital Systems
App 20070288787 - Pratt; Nancy H. ;   et al.
2007-12-13
Method And Architecture For Power Management Of An Electronic Device
App 20070228830 - Bernstein; Kerry ;   et al.
2007-10-04
Method And Apparatus For Reducing Noise In A Dynamic Manner
App 20070075731 - Arsovski; Igor ;   et al.
2007-04-05
Clock signal distribution utilizing differential sinusoidal signal pair
Grant 7,135,907 - Bonaccio , et al. November 14, 2
2006-11-14
Coding of FPGA and standard cell logic in a tiling structure
App 20060190908 - Bajuk; Stanislav Peter ;   et al.
2006-08-24
Coding of FPGA and standard cell logic in a tiling structure
Grant 7,080,344 - Bajuk , et al. July 18, 2
2006-07-18
Clock signal distribution utilizing differential sinusoidal signal pair
Grant 7,071,757 - Bonaccio , et al. July 4, 2
2006-07-04
Noise Reduction In Digital Systems
App 20060082398 - Pratt; Nancy H. ;   et al.
2006-04-20
Clock signal distribution utilizing differential sinusoidal signal pair
App 20060038602 - Bonaccio; Anthony Richard ;   et al.
2006-02-23
Method and apparatus for providing bus arbitrations in a data processing system
Grant 6,944,698 - Harding , et al. September 13, 2
2005-09-13
Auto-linking of function logic state with testcase regression list
Grant 6,934,656 - Norman , et al. August 23, 2
2005-08-23
Coding Of Fpga And Standard Cell Logic In A Tiling Structure
App 20040268288 - Bajuk, Stanislav Peter ;   et al.
2004-12-30
Method and apparatus for reducing power consumption of a processing integrated circuit
Grant 6,834,353 - Smith , et al. December 21, 2
2004-12-21
Method and system for optimizing code using an optimizing coprocessor
Grant 6,820,254 - Smith , et al. November 16, 2
2004-11-16
Method and apparatus for providing bus arbitrations in a data processing system
App 20040006660 - Harding, W. Riyon ;   et al.
2004-01-08
Method and apparatus for reducing power comsumption of a processing integrated circuit
App 20030079150 - Smith, Jack Robert ;   et al.
2003-04-24
Clock signal distribution utilizing differential sinusoidal signal pair
App 20030042962 - Bonaccio, Anthony Richard ;   et al.
2003-03-06
Stacked voltage rails for low-voltage DC distribution
Grant 6,479,974 - Cohn , et al. November 12, 2
2002-11-12
Managing VT for reduced power using power setting commands in the instruction stream
Grant 6,477,654 - Dean , et al. November 5, 2
2002-11-05
Method and system for optimizing code using an optimizing coprocessor
App 20020147970 - Smith, Jack Robert ;   et al.
2002-10-10
High level automatic core configuration
Grant 6,425,109 - Choukalos , et al. July 23, 2
2002-07-23
Stacked voltage rails for low-voltage DC distribution
App 20020084824 - Cohn, John Maxwell ;   et al.
2002-07-04
Self regulating temperature/performance/voltage scheme for micros (X86)
Grant 6,119,241 - Michail , et al. September 12, 2
2000-09-12
Anticipating cache memory loader and method
Grant 6,026,471 - Goodnow , et al. February 15, 2
2000-02-15
Internal shadow latch
Grant 5,986,962 - Bertin , et al. November 16, 1
1999-11-16
Concurrent multitasking in a uniprocessor
Grant 5,867,725 - Fung , et al. February 2, 1
1999-02-02
Self regulating temperature/performance/voltage scheme for micros (X86)
Grant 5,832,284 - Michail , et al. November 3, 1
1998-11-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed