| Patent | Date |
|---|
Cache flush method and apparatus
Grant 10,552,323 - Hall , et al. Fe | 2020-02-04 |
Branch target preloading using a multiplexer and hash circuit to reduce incorrect branch predictions
Grant 9,519,480 - Alexander , et al. December 13, 2 | 2016-12-13 |
Instruction swap for patching problematic instructions in a microprocessor
Grant 9,395,992 - Doing , et al. July 19, 2 | 2016-07-19 |
Management of mixed programming languages for a simulation environment
Grant 9,134,966 - Brock , et al. September 15, 2 | 2015-09-15 |
Management Of Mixed Programming Languages For A Simulation Environment
App 20150169294 - Brock; Bishop C. ; et al. | 2015-06-18 |
Instruction Swap For Patching Problematic Instructions In A Microprocessor
App 20140143521 - Doing; Richard W. ; et al. | 2014-05-22 |
System and method for double-issue instructions using a dependency matrix
Grant 8,239,661 - Abernathy , et al. August 7, 2 | 2012-08-07 |
System and method for double-issue instructions using a dependency matrix and a side issue queue
Grant 8,135,942 - Abernathy , et al. March 13, 2 | 2012-03-13 |
Structure for dynamic livelock resolution with variable delay memory access queue
Grant 8,131,980 - Hall , et al. March 6, 2 | 2012-03-06 |
Tracking deallocated load instructions using a dependence matrix
Grant 8,099,582 - Abernathy , et al. January 17, 2 | 2012-01-17 |
Structure for implementing speculative clock gating of digital logic circuits
Grant 8,078,999 - Blaner , et al. December 13, 2 | 2011-12-13 |
Issuing instructions in-order in an out-of-order processor using false dependencies
Grant 8,037,366 - Abernathy , et al. October 11, 2 | 2011-10-11 |
Issuing load-dependent instructions in an issue queue in a processing unit of a data processing system
Grant 7,991,979 - Abernathy , et al. August 2, 2 | 2011-08-02 |
Apparatus and method for implementing speculative clock gating of digital logic circuits
Grant 7,971,161 - Blaner , et al. June 28, 2 | 2011-06-28 |
Selective Execution Dependency Matrix
App 20100257341 - Brown; Mary D. ; et al. | 2010-10-07 |
Dependency Matrix with Improved Performance
App 20100257339 - Brown; Mary D. ; et al. | 2010-10-07 |
Tracking Deallocated Load Instructions Using a Dependence Matrix
App 20100250902 - Abernathy; Christopher M. ; et al. | 2010-09-30 |
Issuing Instructions In-Order in an Out-of-Order Processor Using False Dependencies
App 20100251016 - Abernathy; Christopher M. ; et al. | 2010-09-30 |
System and Method for Issuing Load-Dependent Instructions in an Issue Queue in a Processing Unit of a Data Processing System
App 20100077181 - Abernathy; Christopher M. ; et al. | 2010-03-25 |
System and Method for Double-Issue Instructions Using a Dependency Matrix and a Side Issue Queue
App 20100058033 - Abernathy; Christopher M. ; et al. | 2010-03-04 |
System and Method for Double-Issue Instructions Using a Dependency Matrix
App 20100058035 - Abernathy; Christopher M. ; et al. | 2010-03-04 |
Simplified Implementation of Branch Target Preloading
App 20090204798 - Alexander; Gregory W. ; et al. | 2009-08-13 |
Design Structure For Implementing Speculative Clock Gating Of Digital Logic Circuits
App 20090193283 - Blaner; Bartholomew ; et al. | 2009-07-30 |
Apparatus And Method For Implementing Speculative Clock Gating Of Digital Logic Circuits
App 20090193281 - Blaner; Bartholomew ; et al. | 2009-07-30 |
System and Method for Issuing Load-Dependent Instructions from an Issue Queue in a Processing Unit
App 20090113182 - Abernathy; Christopher M. ; et al. | 2009-04-30 |
Structure For Dynamic Livelock Resolution With Variable Delay Memory Access Queue
App 20080301374 - HALL; RONALD ; et al. | 2008-12-04 |
Dynamic Livelock Resolution With Variable Delay Memory Access Queue
App 20080065873 - Hall; Ronald ; et al. | 2008-03-13 |
| 