Venkatasubramanian; Ramakrishnan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Venkatasubramanian; Ramakrishnan.The latest application filed is for "non-volatile memory compression for memory repair".

Company Profile

11.40.36

Venkatasubramanian; Ramakrishnan - Plano TX
Venkatasubramanian; Ramakrishnan - Chennai IN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Non-volatile memory compression for memory repair Grant 11,436,090 - Varadarajan , et al. September 6, 2	2022-09-06
Non-volatile Memory Compression For Memory Repair App 20220197750 - VARADARAJAN; DEVANATHAN ; et al.	2022-06-23
Integrated Circuit With High-speed Clock Bypass Before Reset App 20220103179 - FLORES; Jose Luis ; et al.	2022-03-31
Integrated circuit with high-speed clock bypass before reset Grant 11,196,424 - Flores , et al. December 7, 2	2021-12-07
Highly Integrated Scalable, Flexible Dsp Megamodule Architecture App 20210240634 - Anderson; Timothy D. ; et al.	2021-08-05
Integrated Circuit With High-speed Clock Bypass Before Reset App 20210211132 - FLORES; Jose Luis ; et al.	2021-07-08
Electrical and Logic Isolation for Systems on a Chip App 20210208189 - Flores; Jose Luis ; et al.	2021-07-08
Highly integrated scalable, flexible DSP megamodule architecture Grant 11,036,648 - Anderson , et al. June 15, 2	2021-06-15
Zero Latency Prefetching In Caches App 20210141732 - Olorode; Oluleye ; et al.	2021-05-13
Zero latency prefetching in caches Grant 10,929,296 - Olorode , et al. February 23, 2	2021-02-23
Lookahead Priority Collection To Support Priority Elevation App 20200401532 - Chachad; Abhijeet Ashok ; et al.	2020-12-24
Lookahead priority collection to support priority elevation Grant 10,713,180 - Chachad , et al.	2020-07-14
Servicing Cpu Demand Requests With Inflight Prefetches App 20200167288 - Olorode; Oluleye ; et al.	2020-05-28
Servicing CPU demand requests with inflight prefetches Grant 10,558,578 - Olorode , et al. Feb	2020-02-11
System and method for automatically generating software testing scripts from test cases Grant 10,509,718 - Venkatasubramanian , et al. Dec	2019-12-17
Servicing Cpu Demand Requests With Inflight Prefetches App 20190179759 - Olorode; Oluleye ; et al.	2019-06-13
System And Method For Automatically Generating Software Testing Scripts From Test Cases App 20190179732 - Venkatasubramanian; Ramakrishnan ; et al.	2019-06-13
Highly Integrated Scalable, Flexible Dsp Megamodule Architecture App 20190146790 - Anderson; Timothy D. ; et al.	2019-05-16
Zero Latency Prefetching In Caches App 20190114263 - Olorode; Oluleye ; et al.	2019-04-18
Servicing CPU demand requests with inflight prefetchs Grant 10,210,090 - Olorode , et al. Feb	2019-02-19
Lookahead Priority Collection to Support Priority Elevation App 20190004967 - Chachad; Abhijeet Ashok ; et al.	2019-01-03
Highly integrated scalable, flexible DSP megamodule architecture Grant 10,162,641 - Anderson , et al. Dec	2018-12-25
Power switch with source-bias mode for on-chip powerdomain supply drooping Grant 9,798,344 - Venkatasubramanian , et al. October 24, 2	2017-10-24
Highly Integrated Scalable, Flexible Dsp Megamodule Architecture App 20170153890 - Anderson; Timothy D. ; et al.	2017-06-01
Hiding page translation miss latency in program memory controller by next page prefetch on crossing page boundary Grant 9,652,402 - Venkatasubramanian , et al. May 16, 2	2017-05-16
Using L1 cache as re-order buffer Grant 9,652,392 - Venkatasubramanian , et al. May 16, 2	2017-05-16
On-chip power-domain supply drooping for low voltage idle/standby management Grant 9,618,956 - Gill , et al. April 11, 2	2017-04-11
Highly integrated scalable, flexible DSP megamodule architecture Grant 9,606,803 - Anderson , et al. March 28, 2	2017-03-28
Protection of memories, datapath and pipeline registers, and other storage elements by distributed delayed detection and correction of soft errors Grant 9,557,936 - Anderson , et al. January 31, 2	2017-01-31
Using L1 Cache As Re-order Buffer App 20170010967 - Venkatasubramanian; Ramakrishnan ; et al.	2017-01-12
Power Switch with Source-Bias Mode for on-chip Powerdomain Supply Drooping App 20160357211 - Venkatasubramanian; Ramakrishnan ; et al.	2016-12-08
On-chip Power-domain Supply Drooping For Low Voltage Idle/standby Management App 20160357210 - Gill; Michael ; et al.	2016-12-08
Hiding page translation miss latency in program memory controller by selective page miss translation prefetch Grant 9,514,059 - Venkatasubramanian , et al. December 6, 2	2016-12-06
Local page translation and permissions storage for the page window in program memory controller Grant 9,514,058 - Olorode , et al. December 6, 2	2016-12-06
Using L1 cache as re-order buffer Grant 9,471,320 - Venkatasubramanian , et al. October 18, 2	2016-10-18
Power switch with source-bias mode for on-chip powerdomain supply drooping Grant 9,417,648 - Venkatasubramanian , et al. August 16, 2	2016-08-16
Hiding Page Translation Miss Latency in Program Memory Controller By Selective Page Miss Translation Prefetch App 20160179700 - Venkatasubramanian; Ramakrishnan ; et al.	2016-06-23
Hiding Page Translation Miss Latency In Program Memory Controller By Next Page Prefetch On Crossing Page Boundary App 20160179699 - Venkatasubramanian; Ramakrishnan ; et al.	2016-06-23
Local Page Translation and Permissions Storage for the Page Window in Program Memory Controller App 20160179695 - Olorode; Oluleye ; et al.	2016-06-23
System and method for hosting mobile devices for testing in a cloud computing environment Grant 9,264,497 - Jambunathan , et al. February 16, 2	2016-02-16
Using L1 Cache As Re-order Buffer App 20160019151 - Venkatasubramanian; Ramakrishnan ; et al.	2016-01-21
System And Method For Hosting Mobile Devices For Testing In A Cloud Computing Environment App 20150180979 - Jambunathan; Somasundaram ; et al.	2015-06-25
Reducing current leakage in L1 program memory Grant 8,977,878 - Venkatasubramanian , et al. March 10, 2	2015-03-10
Asynchronous clock dividers to reduce on-chip variations of clock timing Grant 8,970,267 - Damodaran , et al. March 3, 2	2015-03-03
Multi-port register file with an input pipelined architecture with asynchronous reads and localized feedback Grant 8,862,836 - Damodaran , et al. October 14, 2	2014-10-14
Requester based transaction status reporting in a system with multi-level memory Grant 8,732,416 - Damodaran , et al. May 20, 2	2014-05-20
Clock control of pipelined memory for improved delay fault testing Grant 8,694,843 - Venkatasubramanian , et al. April 8, 2	2014-04-08
Efficient level two memory banking to improve performance for multiple source traffic and enable deeper pipelining of accesses by reducing bank stalls Grant 8,661,199 - Chachad , et al. February 25, 2	2014-02-25
Integer and half clock step division digital variable clock divider Grant 8,598,932 - Venkatasubramanian , et al. December 3, 2	2013-12-03
Process variability tolerant programmable memory controller for a pipelined memory system Grant 8,582,384 - Chachad , et al. November 12, 2	2013-11-12
Process Variability Tolerant Programmable Memory Controller for a Pipelined Memory System App 20130283002 - Chachad; Abhijeet A. ; et al.	2013-10-24
Integer and Half Clock Step Division Digital Variable Clock Divider App 20130243148 - Venkatasubramanian; Ramakrishnan ; et al.	2013-09-19
Integer and half clock step division digital variable clock divider Grant 8,532,247 - Venkatasubramanian , et al. September 10, 2	2013-09-10
Process variability tolerant programmable memory controller for a pipelined memory system Grant 8,488,405 - Chachad , et al. July 16, 2	2013-07-16
Asynchronous Clock Dividers to Reduce On-Chip Variations of Clock Timing App 20130176060 - Modaran; Raguram ; et al.	2013-07-11
Delay fault testing using distributed clock dividers Grant 8,375,265 - Venkatasubramanian , et al. February 12, 2	2013-02-12
Clock Control of Pipelined Memory for Improved Delay Fault Testing App 20130036337 - Venkatasubramanian; Ramakrishnan ; et al.	2013-02-07
Process Variability Tolerant Programmable Memory Controller for a Pipelined Memory System App 20130021858 - Chachad; Abhijeet Ashok ; et al.	2013-01-24
Multi-Port Register File with an Input Pipelined Architecture with Asynchronous Reads and Localized Feedback App 20120324175 - Damodaran; Raguram ; et al.	2012-12-20
Integer and Half Clock Step Division Digital Variable Clock Divider App 20120314833 - Venkatasubramanian; Ramakrishnan ; et al.	2012-12-13
Reducing Current Leakage in L1 Program Memory App 20120297225 - Venkatasubramanian; Ramakrishnan ; et al.	2012-11-22
Lookahead Priority Collection to Support Priority Elevation App 20120290755 - Chachad; Abhijeet Ashok ; et al.	2012-11-15
Efficient Level Two Memory Banking To Improve Performance For Multiple Source Traffic And Enable Deeper Pipelining Of Accesses By Reducing Bank Stalls App 20120191915 - Chachad; Abhijeet Ashok ; et al.	2012-07-26
Requester Based Transaction Status Reporting in a System with Multi-Level Memory App 20120079102 - Damodaran; Raguram ; et al.	2012-03-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.