Vellore; Kim Ramkumar

Patent Applications and Registrations

Patent applications and USPTO patent grants for Vellore; Kim Ramkumar.The latest application filed is for "method of pre aligning carrier, wafer and carrier-wafer combination for throughput efficiency".

Company Profile

10.4.10

Vellore; Kim Ramkumar - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Processing system for forming layers Grant 11,414,740 - Lerner , et al. August 16, 2	2022-08-16
System and method for electrostatically chucking a substrate to a carrier Grant 11,196,360 - Lerner , et al. December 7, 2	2021-12-07
Method of pre aligning carrier, wafer and carrier-wafer combination for throughput efficiency Grant 11,183,411 - Vellore , et al. November 23, 2	2021-11-23
Method Of Pre Aligning Carrier, Wafer And Carrier-wafer Combination For Throughput Efficiency App 20210159106 - VELLORE; Kim Ramkumar ; et al.	2021-05-27
Method of pre aligning carrier, wafer and carrier-wafer combination for throughput efficiency Grant 10,916,464 - Vellore , et al. February 9, 2	2021-02-09
Carrier Foup And A Method Of Placing A Carrier App 20210028039 - TINDEL; Steven Trey ; et al.	2021-01-28
System and method for electrostatically chucking a substrate to a carrier App 20210028726 - LERNER; Alexander N. ; et al.	2021-01-28
Method Of Pre Aligning Carrier, Wafer And Carrier-wafer Combination For Throughput Efficiency App 20210028044 - VELLORE; Kim Ramkumar ; et al.	2021-01-28
Processing System For Forming Layers App 20200385851 - LERNER; Alexander N. ; et al.	2020-12-10
Method For Non-contact Low Substrate Temperature Measurement App 20200381278 - VELLORE; Kim Ramkumar ; et al.	2020-12-03
System And Method For Aligning A Mask With A Substrate App 20200373183 - LERNER; Alexander N. ; et al.	2020-11-26
Alignment Module With A Cleaning Chamber App 20200373134 - LERNER; Alexander N. ; et al.	2020-11-26
Contactless Latch And Coupling For Vacuum Wafer Transfer Cassette App 20200286760 - PATIL SHANTHAVEERASWAMY; Shreyas ; et al.	2020-09-10
Electrostatic Carrier For Die Bonding Applications App 20180374736 - KUMAR; Niranjan ; et al.	2018-12-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.