Veliadis; John V.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Veliadis; John V..The latest application filed is for "nano avalanche photodiode architecture for photon detection".

Company Profile

6.24.18

Veliadis; John V. - Hanover MD US
Veliadis; John V. - Midlothian VA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Nano avalanche photodiode architecture for photon detection Grant 10,629,767 - Singh , et al.	2020-04-21
Nano Avalanche Photodiode Architecture For Photon Detection App 20190131480 - SINGH; NARSINGH B. ; et al.	2019-05-02
Nano avalanche photodiode architecture for photon detection Grant 10,211,359 - Singh , et al. Feb	2019-02-19
Monolithic bi-directional current conducting device and method of making the same Grant 9,960,159 - Veliadis May 1, 2	2018-05-01
Nano Avalanche Photodiode Architecture For Photon Detection App 20170194527 - SINGH; NARSINGH B. ; et al.	2017-07-06
Nano avalanche photodiode architecture for photon detection Grant 9,570,646 - Singh , et al. February 14, 2	2017-02-14
Monolithic Bi-directional Current Conducting Device And Method Of Making The Same App 20160155738 - VELIADIS; JOHN V.	2016-06-02
Monolithic bi-directional current conducting device and method of making the same Grant 9,293,465 - Veliadis March 22, 2	2016-03-22
Monolithic Bi-directional Current Conducting Device And Method Of Making The Same App 20160079244 - VELIADIS; JOHN V.	2016-03-17
Nano Avalanche Photodiode Architecture For Photon Detection App 20150236186 - SINGH; NARSINGH B. ; et al.	2015-08-20
System and method for providing optically triggered circuit breaker Grant 8,958,193 - Veliadis February 17, 2	2015-02-17
System And Method For Providing Optically Triggered Circuit Breaker App 20140268465 - Veliadis; John V.	2014-09-18
Semiconductor devices with minimized current flow differences and methods of same Grant 8,829,573 - Veliadis September 9, 2	2014-09-09
Semiconductor Devices With Minimized Current Flow Differences And Methods Of Same App 20140175460 - Veliadis; John V.	2014-06-26
Semiconductor devices with minimized current flow differences and methods of same Grant 8,735,227 - Veliadis May 27, 2	2014-05-27
Semiconductor Devices With Minimized Current Flow Differences And Methods Of Same App 20140106517 - Veliadis; John V.	2014-04-17
Semiconductor devices with minimized current flow differences and methods of same Grant 8,664,048 - Veliadis March 4, 2	2014-03-04
Bipolar junction transistor guard ring structures and method of fabricating thereof Grant 8,283,749 - Veliadis October 9, 2	2012-10-09
Semiconductor Devices with Minimized Current Flow Differences and Methods of Same App 20120161208 - Veliadis; John V.	2012-06-28
Bipolar Junction Transistor Guard Ring Structures And Method Of Fabricating Thereof App 20120104416 - VELIADIS; John V.	2012-05-03
System and method for providing symmetric, efficient bi-directional power flow and power conditioning Grant 8,130,023 - Veliadis March 6, 2	2012-03-06
Systems and methods for interconnect metallization using a stop-etch layer Grant 8,110,880 - Veliadis February 7, 2	2012-02-07
Systems and methods for maximizing breakdown voltage in semiconductor devices Grant 8,110,494 - Veliadis , et al. February 7, 2	2012-02-07
Bipolar junction transistor guard ring structures and method of fabricating thereof Grant 8,105,911 - Veliadis January 31, 2	2012-01-31
SiC avalanche photodiode with improved edge termination Grant 8,106,422 - Veliadis January 31, 2	2012-01-31
System And Method For Providing Symmetric, Efficient Bi-directional Power Flow And Power Conditioning App 20110121883 - VELIADIS; John V.	2011-05-26
SiC AVALANCHE PHOTODIODE WITH IMPROVED EDGE TERMINATION App 20110024768 - Veliadis; John V.	2011-02-03
SiC avalanche photodiode with improved edge termination Grant 7,863,647 - Veliadis January 4, 2	2011-01-04
Bipolar Junction Transistor Guard Ring Structures and Method of Fabricating Thereof App 20100264427 - Veliadis; John V.	2010-10-21
Systems and methods for maximizing breakdown voltage in semiconductor devices Grant 7,667,242 - Veliadis , et al. February 23, 2	2010-02-23
Systems and methods for interconnect metallization using a stop-etch layer Grant 7,557,046 - Veliadis July 7, 2	2009-07-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.