Veenstra; Kerry S.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Veenstra; Kerry S..The latest application filed is for "programmable logic configuration device with configuration memory accessible to a second device".

Company Profile

0.14.1

Veenstra; Kerry S. - Santa Cruz CA
Veenstra; Kerry S. - San Jose CA
Veenstra; Kerry S. - Concord CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Embedding identification information on programmable devices Grant 7,472,369 - Bain , et al. December 30, 2	2008-12-30
Universal logic module with arithmetic capabilities Grant RE38,451 - Veenstra March 2, 2	2004-03-02
Programmable logic configuration device with configuration memory accessible to a second device Grant 6,605,960 - Veenstra , et al. August 12, 2	2003-08-12
Programmable Logic Configuration Device With Configuration Memory Accessible To A Second Device App 20030122577 - Veenstra, Kerry S. ; et al.	2003-07-03
Configuring a programmable logic device Grant 6,525,678 - Veenstra , et al. February 25, 2	2003-02-25
Programmable logic device with highly routable interconnect Grant 6,492,834 - Lytle , et al. December 10, 2	2002-12-10
Embedded memory block with FIFO mode for programmable logic device Grant 6,242,946 - Veenstra June 5, 2	2001-06-05
Programmable logic device with highly routable interconnect Grant 6,181,162 - Lytle , et al. January 30, 2	2001-01-30
Embedded memory block with FIFO mode for programmable logic device Grant 5,977,791 - Veenstra November 2, 1	1999-11-02
Programmable logic array with local and global conductors Grant 5,485,103 - Pedersen , et al. January 16, 1	1996-01-16
Universal logic module with arithmetic capabilities Grant 5,436,574 - Veenstra July 25, 1	1995-07-25
Programmable logic device with multiplexer-based programmable interconnections Grant 5,376,844 - Pedersen , et al. * December 27, 1	1994-12-27
Programmable logic element interconnections for programmable logic array integrated circuits Grant 5,260,610 - Pedersen , et al. November 9, 1	1993-11-09
Multifunction flip-flop-type circuit Grant 4,864,161 - Norman , et al. September 5, 1	1989-09-05
Programmable logic storage element for programmable logic devices Grant 4,677,318 - Veenstra June 30, 1	1987-06-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.