loadpatents
Patent applications and USPTO patent grants for Vasudevan; Shobha.The latest application filed is for "message selection for hardware tracing in system-on-chip post-silicon debugging".
Patent | Date |
---|---|
Message Selection For Hardware Tracing In System-on-chip Post-silicon Debugging App 20200401495 - Paula; Flavio M De ;   et al. | 2020-12-24 |
Combination Therapy Against Chemoresistance In Leukemia App 20200101057 - Vasudevan; Shobha ;   et al. | 2020-04-02 |
Merit-based characterization of assertions in hardware design verification Grant 9,075,935 - Vasudevan , et al. July 7, 2 | 2015-07-07 |
Integration of data mining and static analysis for hardware design verification Grant 9,021,409 - Vasudevan , et al. April 28, 2 | 2015-04-28 |
Merit-based Characterization Of Assertions In Hardware Design Verification App 20150082263 - Vasudevan; Shobha ;   et al. | 2015-03-19 |
Integration Of Data Mining And Static Analysis For Hardware Design Verification App 20130019216 - Vasudevan; Shobha ;   et al. | 2013-01-17 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.